欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9512 参数 Datasheet PDF下载

AD9512图片预览
型号: AD9512
PDF下载: 下载PDF文件 查看货源
内容描述: 1.2 GHz的时钟分配IC , 1.6 GHz的输入,分频器,延迟调整,五路输出 [1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs]
分类和应用: 时钟
文件页数/大小: 48 页 / 1007 K
品牌: ABCO [ ABCO ELECTRONICS CO.LTD ]
 浏览型号AD9512的Datasheet PDF文件第30页浏览型号AD9512的Datasheet PDF文件第31页浏览型号AD9512的Datasheet PDF文件第32页浏览型号AD9512的Datasheet PDF文件第33页浏览型号AD9512的Datasheet PDF文件第35页浏览型号AD9512的Datasheet PDF文件第36页浏览型号AD9512的Datasheet PDF文件第37页浏览型号AD9512的Datasheet PDF文件第38页  
AD9512  
writing to Register 5Ah<0> = 1b. This update bit is self-clearing  
(it is not required to write 0 to it to clear it). Since any number  
of bytes of data can be changed before issuing an update  
command, the update simultaneously enables all register  
changes since any previous update.  
For a write, the instruction word is followed by the number of  
bytes of data indicated by Bits W1:W0, which is interpreted  
according to Table 14.  
Table 14. Byte Transfer Count  
W1  
W0  
Bytes to Transfer  
0
0
1
1
0
1
0
1
1
2
3
4
Phase offsets or divider synchronization will not become  
effective until a SYNC is issued (see the Single-Chip  
Synchronization section).  
Read  
A12:A0: These 13 bits select the address within the register map  
that is written to or read from during the data transfer portion  
of the communications cycle. The AD9512 does not use all of  
the 13-bit address space. Only Bits A6:A0 are needed to cover  
the range of the 5Ah registers used by the AD9512. Bits A12:A7  
must always be 0b. For multibyte transfers, this address is the  
starting byte address. In MSB first mode, subsequent bytes  
increment the address.  
If the instruction word is for a read operation (I15 = 1b), the  
next N × 8 SCLK cycles clock out the data from the address  
specified in the instruction word, where N is 1 to 4 as  
determined by W1:W0. The readback data is valid on the falling  
edge of SCLK.  
The default mode of the AD9512 serial control port is  
unidirectional mode; therefore, the requested data appears on  
the SDO pin. It is possible to set the AD9512 to bidirectional  
mode by writing the SDO enable register at 00h<7> = 1b. In  
bidirectional mode, the readback data appears on the SDIO pin.  
MSB/LSB FIRST TRANSFERS  
The AD9512 instruction word and byte data may be MSB first  
or LSB first. The default for the AD9512 is MSB first. The LSB  
first mode may be set by writing 1b to Register 00h<6>. This  
takes effect immediately (because it only affects the operation of  
the serial control port) and does not require that an update be  
executed. Immediately after the LSB first bit is set, all serial  
control port operations are changed to LSB first order.  
A readback request reads the data that is in the serial control  
port buffer area, not the active data in the AD9512s actual  
control registers.  
When MSB first mode is active, the instruction and data bytes  
must be written from MSB to LSB. Multibyte data transfers in  
MSB first format start with an instruction byte that includes the  
register address of the most significant data byte. Subsequent  
data bytes must follow in order from high address to low  
address. In MSB first mode, the serial control port internal  
address generator decrements for each data byte of the  
multibyte transfer cycle.  
SCLK  
SDIO  
SDO  
UPDATE  
CSB  
REGISTERS  
5Ah <0>  
SERIAL  
CONTROL  
AD9512  
PORT  
CORE  
Figure 31. Relationship Between Serial Control Port Register Buffers and  
Control Registers of the AD9512  
When LSB_First = 1b (LSB first), the instruction and data bytes  
must be written from LSB to MSB. Multibyte data transfers in  
LSB first format start with an instruction byte that includes the  
register address of the least significant data byte followed by  
multiple data bytes. The serial control port internal byte address  
generator increments for each byte of the multibyte transfer  
cycle.  
The AD9512 uses Address 00h to Address 5Ah. Although the  
AD9512 serial control port allows both 8-bit and 16-bit  
instructions, the 8-bit instruction mode provides access to five  
address bits (A4 to A0) only, which restricts its use to the  
address space 00h to 01F. The AD9512 defaults to 16-bit  
instruction mode on power-up. The 8-bit instruction mode  
(although defined for this serial control port) is not useful for  
the AD9512; therefore, it is not discussed further in this data  
sheet.  
The AD9512 serial control port register address decrements  
from the register address just written toward 0000h for  
multibyte I/O operations if the MSB first mode is active  
(default). If the LSB first mode is active, the serial control port  
register address increments from the address just written  
toward 1FFFh for multibyte I/O operations.  
THE INSTRUCTION WORD (16 BITS)  
W
The MSB of the instruction word is R/ , which indicates  
whether the instruction is a read or a write. The next two bits,  
W1:W0, indicate the length of the transfer in bytes. The final 13  
bits are the addresses (A12:A0) at which to begin the read or  
write operation.  
Unused addresses are not skipped during multibyte I/O  
operations; therefore, it is important to avoid multibyte I/O  
operations that would include these addresses.  
Rev. A | Page 34 of 48