73S8004R
Low Cost Smart Card Interface
PIN DESCRIPTION
CARD INTERFACE
PIN
NAME
(SO)
DESCRIPTION
I/O
11
13
12
16
Card I/O: Data signal to/from card. Includes a pull-up resistor to VCC.
AUX1: Auxiliary data signal to/from card. Includes a pull-up resistor to VCC.
AUX2: Auxiliary data signal to/from card. Includes a pull-up resistor to VCC.
Card reset: provides reset (RST) signal to card.
AUX1
AUX2
RST
Card clock: provides clock signal (CLK) to card. The rate of this clock is determined by crystal
oscillator frequency and CLKDIV selections.
CLK
15
10
9
Card Presence switch: active high indicates card is present. Should be tied to GND when not
used, but it Includes a high-impedance pull-down resistor.
PRES
PRES
Card Presence switch: active low indicates card is present. Should be tied to VDD when not
used, but it Includes a high-impedance pull-up resistor.
Card power supply – logically controlled by sequencer, output of LDO regulator. Requires an
external filter capacitor to the card GND
VCC
GND
17
14
Card ground
MISCELLANEOUS INPUTS AND OUTPUTS
PIN
NAME
DESCRIPTION
(SO)
Crystal oscillator input: can either be connected to crystal or driven as a source for the card
clock.
XTALIN
24
Crystal oscillator output: connected to crystal. Left open if XTALIN is being used as external
clock input.
XTALOUT
VDDF_ADJ
25
18
VDD fault threshold adjustment input: this pin can be used to adjust the VDDF values (that
controls deactivation of the card). Must be left open if unused.
NC
5
Non-connected pin.
POWER SUPPLY AND GROUND
PIN
NAME
DESCRIPTION
(SO)
21
6
VDD
VPC
GND
GND
System interface supply voltage and supply voltage for internal circuitry.
LDO regulator power supply source.
LDO Regulator ground.
4
22
Digital ground.
Page 3
© 2002-2003 TDK Semiconductor Corporation
Proprietary and Confidential
Rev 1.1
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
