欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML87V2107TB 参数 Datasheet PDF下载

ML87V2107TB图片预览
型号: ML87V2107TB
PDF下载: 下载PDF文件 查看货源
内容描述: [Consumer Circuit, PQFP100, 14 X 14 MM, 0.50 MM PITCH, PLASTIC, TQFP-100]
分类和应用: 商用集成电路
文件页数/大小: 152 页 / 739 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML87V2107TB的Datasheet PDF文件第32页浏览型号ML87V2107TB的Datasheet PDF文件第33页浏览型号ML87V2107TB的Datasheet PDF文件第34页浏览型号ML87V2107TB的Datasheet PDF文件第35页浏览型号ML87V2107TB的Datasheet PDF文件第37页浏览型号ML87V2107TB的Datasheet PDF文件第38页浏览型号ML87V2107TB的Datasheet PDF文件第39页浏览型号ML87V2107TB的Datasheet PDF文件第40页  
FEDL87V2107-01  
OKI Semiconductor  
ML87V2107  
16-bit input mode  
ICLK  
8-bit input or ITU-R BT.656 input mode  
ICLK  
#IICLK  
YI[7:0]  
CI[7:0]  
#IICLK  
Yn  
Cn  
Yn+1  
Cn+1  
Yn+2  
Cn+2  
Yn+3  
Cn+3  
Cbn  
Yn  
Crn  
Yn+1  
YI[7:0]  
CI[7:0]  
don't care(non-conect)  
#: Internal signal  
Figure F1-3-1 (1) Input Data Timing  
The data and control signal interfaces according to input system modes are as follows.  
16-bit input mode  
Vertical Sync. signal:  
Horizontal Sync. signal:  
Data input pin:  
Input system clock frequency: fICLK = 12.2727272/13.5/14.31818/14.75 MHz  
Clip level: None  
IVS  
IHS  
YI[7:0], CI[7:0] (YCbCr-4:2:2)  
* When the period of IVS is 625/2H or other than 525/2H (such as V that is separated from the ITU-R  
BT.656 format), field detection is disabled so that operation cannot be guaranteed.  
8-bit input mode  
Vertical Sync. signal:  
Horizontal Sync. signal:  
Data input pin:  
Input system clock frequency: fICLK = 24.545454/27/28.63636/29.5 MHz  
Clip level: None  
IVS  
IHS  
YI[7:0], (YCbCr-4:2:2)  
* When the period of IVS is 625/2H or other than 525/2H (such as V that is separated from the ITU-R  
BT.656 format), field detection is disabled so that operation cannot be guaranteed.  
ITU-R BT.656 input mode  
Vertical Sync. signal:  
Horizontal Sync. signal:  
Data input pin:  
SAV, EAV split  
SAV, EAV split  
YI[7:0] (YCbCr-4:2:2)  
Input system clock frequency: fICLK = 27 MHz  
Clip level:  
00h 01h, FFh FEh  
* The ITU-R BT.656 input mode can be selected only for input of the interface format that complies with  
ITU-R BT.656.  
Synchronization operation as to ancillary data (ITU-R BT.1364) is only supported for a horizontal  
blanking period between EAV and SAV. However, because the data is not written into memory, no data  
will be output.  
* For the format that does not comply with ITU-R BT.656, the operation is not guaranteed. However,  
such format may be supported under the following setting.  
- By setting POFF(SUB:41h-bit[6]) = 1, the parity bits of SAV and EAV can be disabled.  
- By setting HBLKM(SUB:41h-bit[7]) = 1, the timing reference code (FF.00.00) can be disabled for 130  
pixels following EAV.  
36/152  
 复制成功!