欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM785830AAP 参数 Datasheet PDF下载

EM785830AAP图片预览
型号: EM785830AAP
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器 [8-BIT MICRO-CONTROLLER]
分类和应用: 微控制器
文件页数/大小: 43 页 / 394 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM785830AAP的Datasheet PDF文件第5页浏览型号EM785830AAP的Datasheet PDF文件第6页浏览型号EM785830AAP的Datasheet PDF文件第7页浏览型号EM785830AAP的Datasheet PDF文件第8页浏览型号EM785830AAP的Datasheet PDF文件第10页浏览型号EM785830AAP的Datasheet PDF文件第11页浏览型号EM785830AAP的Datasheet PDF文件第12页浏览型号EM785830AAP的Datasheet PDF文件第13页  
EM785830AA  
8-bit Micro-controller  
0E  
0F Interrupt mask  
10  
:
1F  
20  
:
3F  
VII.2 Operational Register Detail Description  
R0 (Indirect Addressing Register)  
R0 is not a physically implemented register. It is used as indirect addressing pointer. Any instruction using R0  
as register actually accesses data pointed by the RAM Select Register (R4).  
Example:  
Mov A, @0x20  
Mov 0x04, A  
Mov A, @0xAA  
Mov 0x00, A  
;store a address at R4 for indirect addressing  
;write data 0xAA to R20 at bank0 through R0  
R1 (TCC)  
TCC data buffer. Increased by 16.384KHz or by the instruction cycle clock (controlled by CONT register).  
Written and read by the program as any other register.  
R2 (Program Counter)  
The structure is depicted in Fig.3.  
Generates 16k × 13 on-chip ROM addresses to the relative programming instruction codes.  
"JMP" instruction allows the direct loading of the low 10 program counter bits.  
"CALL" instruction loads the low 10 bits of the PC, PC+1, and then push into the stack.  
"RET'' ("RETL k", "RETI") instruction loads the program counter with the contents at the top of stack.  
"MOV R2, A" allows the loading of an address from the A register to the PC, and the ninth and tenth bits are  
cleared to "0''.  
"ADD R2,A" allows a relative address be added to the current PC, and contents of the ninth and tenth bits are  
cleared to "0''.  
"TBL" allows a relative address added to the current PC, and contents of the ninth and tenth bits don't change.  
The most significant bit (A10~A11) will be loaded with the contents of bit PS0~PS1 in the status register (R5  
PAGE0) upon the execution of a "JMP'', "CALL'', "ADD R2, A'', or "MOV R2, A'' instruction.  
If an interrupt is triggered, PROGRAM ROM will jump to address 0x08 at page0. The CPU will store ACC,  
R3 status and R5 PAGE automatically, and they will be restored after instruction RETI.  
__________________________________________________________________________________________________________________________________________________________________  
* This specification is subject to be changed without notice.  
7
12/1/2004 V1.6