欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM785830AAP 参数 Datasheet PDF下载

EM785830AAP图片预览
型号: EM785830AAP
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器 [8-BIT MICRO-CONTROLLER]
分类和应用: 微控制器
文件页数/大小: 43 页 / 394 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM785830AAP的Datasheet PDF文件第17页浏览型号EM785830AAP的Datasheet PDF文件第18页浏览型号EM785830AAP的Datasheet PDF文件第19页浏览型号EM785830AAP的Datasheet PDF文件第20页浏览型号EM785830AAP的Datasheet PDF文件第22页浏览型号EM785830AAP的Datasheet PDF文件第23页浏览型号EM785830AAP的Datasheet PDF文件第24页浏览型号EM785830AAP的Datasheet PDF文件第25页  
EM785830AA  
8-bit Micro-controller  
VII.3 Special Purpose Registers  
A (Accumulator)  
Internal data transfer, or instruction operand holding  
It's not an addressable register.  
CONT (Control Register)  
7
6
5
4
3
2
1
0
P70EG  
INT  
TS  
RETBK  
PAB  
PSR2  
PSR1  
PSR0  
Bit 0 ~ Bit 2 (PSR0 ~ PSR2) : TCC/WDT prescaler bits  
PSR2  
PSR1  
PSR0  
TCC rate  
1:2  
WDT rate  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
1:1  
1:2  
1:4  
1:8  
1:4  
1:16  
1:32  
1:64  
1:128  
1:256  
1:8  
1:16  
1:32  
1:64  
1:128  
Bit 3(PAB) : Prescaler assignment bit  
0/1 Î TCC/WDT  
Bit 4(RETBK) : Return value backup control for interrupt routine  
0/1 Î disable/enable  
When this bit is set to 1, the CPU will store ACC,R3 status and R5 PAGE automatically after an interrupt is  
triggered. And it will be restored after instruction RETI. When this bit is set to 0, the user need to store ACC,  
R3 and R5 PAGE in user program.  
Bit 5(TS) : TCC signal source  
0 Î internal instruction cycle clock  
1 Î 16.384kHz  
Bit 6 (INT) : INT enable flag  
0 Î interrupt masked by DISI or hardware interrupt  
1 Î interrupt enabled by ENI/RETI instructions  
Bit 7(P70EG) : interrupt edge type of P70  
0 Î P70 's interruption source is a rising edge signal.  
1 Î P70 's interruption source is a falling edge signal.  
CONT register is readable (CONTR) and writable (CONTW).  
TCC and WDT :  
There is an 8-bit counter available as prescaler for the TCC or WDT. The prescaler is available for the TCC  
only or WDT only at the same time.  
An 8 bit counter is available for TCC or WDT determined by the status of the bit 3 (PAB) of the CONT  
register.  
See the prescaler ratio in CONT register.  
Fig.8 depicts the circuit diagram of TCC/WDT.  
__________________________________________________________________________________________________________________________________________________________________  
* This specification is subject to be changed without notice.  
19  
12/1/2004 V1.6  
 复制成功!