欢迎访问ic37.com |
会员登录 免费注册
发布采购

5ASXFB5H4F40I3N 参数 Datasheet PDF下载

5ASXFB5H4F40I3N图片预览
型号: 5ASXFB5H4F40I3N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 670MHz, PBGA1517, ROHS COMPLIANT, FBGA-1517]
分类和应用: 可编程逻辑
文件页数/大小: 40 页 / 886 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5ASXFB5H4F40I3N的Datasheet PDF文件第2页浏览型号5ASXFB5H4F40I3N的Datasheet PDF文件第3页浏览型号5ASXFB5H4F40I3N的Datasheet PDF文件第4页浏览型号5ASXFB5H4F40I3N的Datasheet PDF文件第5页浏览型号5ASXFB5H4F40I3N的Datasheet PDF文件第6页浏览型号5ASXFB5H4F40I3N的Datasheet PDF文件第7页浏览型号5ASXFB5H4F40I3N的Datasheet PDF文件第8页浏览型号5ASXFB5H4F40I3N的Datasheet PDF文件第9页  
2015.12.21
Arria V Device Overview
AV-51001
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging
from the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-
range FPGA bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Lists the planned updates to the Arria V Device Handbook chapters.
Related Information
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its
class
• Built on TSMC's 28 nm process technology and includes an abundance of
hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous generation
device
• Lowest power transceivers of any midrange family
Improved logic integration • 8-input adaptive logic module (ALM)
and differentiation capabil‐ • Up to 38.38 megabits (Mb) of embedded memory
ities
• Variable-precision digital signal processing (DSP) blocks
Increased bandwidth
capacity
Hard processor system
(HPS) with integrated
ARM
®
Cortex
-A9
MPCore processor
• Serial data rates up to 12.5 Gbps
• Hard memory controllers
• Tight integration of a dual-core ARM Cortex-A9 MPCore processor,
hard IP, and an FPGA in a single Arria V system-on-a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data coherency
between the processor and the FPGA fabric
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
©
www.altera.com
101 Innovation Drive, San Jose, CA 95134