ST6200C/ST6201C/ST6203C
A/D CONVERTER (Cont’d)
9.3.5 Low power modes
cally cleared when the STA bit is set. Data in the
data conversion register are valid only when this
bit is set to “1”.
Mode
Description
0: Conversion is not complete
No effect on A/D Converter. ADC interrupts
cause the device to exit from Wait mode.
WAIT
STOP
1: Conversion can be read from the DR register
A/D Converter disabled.
Bit 5 = STA: Start of Conversion. Write Only.
0: No effect
1: Start conversion
Note: The A/D converter may be disabled by clear-
ing the PDS bit. This feature allows reduced power
consumption when no conversion is needed.
Note: Setting this bit automatically clears the EOC
bit. If the bit is set again when a conversion is in
progress, the present conversion is stopped and a
new one will take place. This bit is write only, any
attempt to read it will show a logical zero.
9.3.6 Interrupts
Exit
from
Wait
Exit
from
Stop
Event Enable
Interrupt Event
Flag
Bit
Bit 4 = PDS Power Down Selection.
0: A/D converter is switched off
1: A/D converter is switched on
End of Conver-
sion
EOC
EAI
Yes
No
Note: The EOC bit is cleared only when a new
conversion is started (it cannot be cleared by writ-
ing 0). To avoid generating further EOC interrupt,
the EAI bit has to be cleared within the ADC inter-
rupt subroutine.
Bit 3 = D3 Not used, must be kept cleared.
Bit 2 = OSCOFF Main Oscillator off.
0: Main Oscillator enabled
1: Main Oscillator disabled
9.3.7 Register description
A/D CONVERTER CONTROL REGISTER (AD-
CR)
Note: This bit does not apply to the ADC peripher-
al but to the main clock system. Refer to the Clock
System section.
Address: 0D0h - Read/Write (Bit 6 Read Only, Bit
5 Write Only)
Reset value: 01000 0000 (40h)
Bit 1:0 = D[1:0] Not used, must be kept cleared.
7
0
OSC
OFF
A/D CONVERTER DATA REGISTER (ADR)
Address: 0D1h - Read only
Reset value: xxh
EAI
EOC
STA
PDS
D3
D1
D0
Bit 7 = EAI Enable A/D Interrupt.
0: ADC interrupt disabled
1: ADC interrupt enabled
7
0
D7
D6
D5
D4
D3
D2
D1
D0
Bit 6 = EOC End of conversion. Read Only
When a conversion has been completed, this bit is
set by hardware and an interrupt request is gener-
ated if the EAI bit is set. The EOC bit is automati-
Bit 7:0 = D[7:0]: 8 Bit A/D Conversion Result.
Table 16. ADC Register Map and Reset Values
Address
(Hex.)
Register
Label
7
6
5
4
3
2
1
0
ADR
Reset Value
D7
0
D6
0
D5
0
D4
0
D3
0
D2
0
D1
0
D0
0
0D0h
0D1h
ADCR
Reset Value
EAI
0
EOC
1
STA
0
PDS
0
D3
0
D2
0
D1
0
D0
0
54/104
1
ETC [ ETC ]
