欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY7C456-30JI 参数 Datasheet PDF下载

CY7C456-30JI图片预览
型号: CY7C456-30JI
PDF下载: 下载PDF文件 查看货源
内容描述: X18同步FIFO\n [x18 Synchronous FIFO ]
分类和应用: 内存集成电路先进先出芯片时钟
文件页数/大小: 23 页 / 371 K
品牌: ETC [ ETC ]
 浏览型号CY7C456-30JI的Datasheet PDF文件第1页浏览型号CY7C456-30JI的Datasheet PDF文件第2页浏览型号CY7C456-30JI的Datasheet PDF文件第3页浏览型号CY7C456-30JI的Datasheet PDF文件第4页浏览型号CY7C456-30JI的Datasheet PDF文件第6页浏览型号CY7C456-30JI的Datasheet PDF文件第7页浏览型号CY7C456-30JI的Datasheet PDF文件第8页浏览型号CY7C456-30JI的Datasheet PDF文件第9页  
CY7C455
CY7C456
CY7C457
Electrical Characteristics
Over the Operating Range
7C455/6/7–
12
Parameter
V
OH
V
OL
V
IH[2]
V
IL[2]
I
IX
I
OS[3]
I
OZL
I
OZH
I
CC1[4]
I
CC2[5]
I
SB[6]
Description
Output HIGH
Voltage
Output LOW
Voltage
Input HIGH Voltage
Input LOW Voltage
Input Leakage
Current
Output Short
Circuit Current
Output OFF, High Z
Current
Operating Current
Operating Current
Standby Current
V
CC
= Max.
V
CC
= Max., V
OUT
= GND
OE > V
IH
, V
SS
< V
O
< V
CC
V
CC
= Max.,
I
OUT
= 0 mA
V
CC
= Max.,
I
OUT
= 0 mA
V
CC
= Max.,
I
OUT
= 0 mA
Com’l
Ind
Com’l
Ind
Com’l
Ind
Test Conditions
V
CC
= Min., I
OH
= –2.0 mA
V
CC
= Min., I
OL
= 8.0 mA
2.2
–0.5
–10
–90
–10
+10
160
180
90
100
40
40
Min.
2.4
0.4
V
CC
0.8
+10
2.2
–0.5
–10
–90
–10
+10
160
180
90
100
40
40
Max
7C455/6/7– 7C455/6/7– 7C455/6/7–
14
20
30
Min.
2.4
0.4
V
CC
0.8
+10
2.2
–0.5
–10
–90
–10
+10
140
160
90
100
40
40
Max
Min.
2.4
0.4
V
CC
0.8
+10
2.2
–0.5
–10
–90
–10
+10
120
140
90
100
40
40
Max
Min.
2.4
0.4
V
CC
0.8
+10
Max
Unit
V
V
V
V
µA
mA
µA
mA
mA
mA
mA
mA
mA
Capacitance
[7]
Parameter
C
IN
C
OUT
Description
Input Capacitance
Output Capacitance
Test Conditions
T
A
= 25
°
C, f = 1 MHz,
V
CC
= 5.0V
Max.
10
12
Unit
pF
pF
AC Test Loads and Waveforms
[8, 9, 10, 11, 12]
5V
OUTPUT
C
L
INCLUDING
JIG AND
SCOPE
Equivalent to:
THÉVENIN EQUIVALENT
200
OUTPUT
R2
333
R1 500
3.0V
GND
3 ns
ALL INPUT PULSES
90%
10%
90%
10%
3 ns
c455-5
c455-4
2V
Notes:
2. The V
IH
and V
IL
specifications apply for all inputs except XI. The XI pin is not a TTL input. It is connected to either XO of the previous device or V
SS
.
3. Test no more than one output at a time for not more than one second.
4. Input signals switch from 0V to 3V with a rise/fall time of less than 3 ns, clocks and clock enables switch at maximum frequency (f
MAX
), while data inputs
switch at f
MAX
/2. Outputs are unloaded.
5. Input signals switch from 0V to 3V with a rise/fall time less than 3 ns, clocks and clock enables switch at 20 MHz, while the data inputs switch at 10 MHz.
Outputs are unloaded.
6. All input signals are connected to V
CC
. All outputs are unloaded. Read and write clocks switch at maximum frequency (f
MAX
).
7. Tested initially and after any design or process changes that may affect these parameters.
8. C
L
= 30 pF for all AC parameters except for t
OHZ
.
9. C
L
= 5 pF for t
OHZ
.
10. All AC measurements are referenced to 1.5V except t
OE
, t
OLZ
, and t
OHZ
.
11. t
OE
and t
OLZ
are measured at
±
100 mV from the steady state.
12. t
OHZ
is measured at +500 mV from V
OL
and – 500 mV from V
OH
.
Document #: 38-06003 Rev. **
Page 5 of 23