Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
14 Digital Jitter Attenuation Controller Registers (continued)
14.1 Digital Jitter Attenuation Controller Register Descriptions
This section gives a brief description of each register bit and its functionality. The abbreviations after each register
indicate if the register is read only (RO), clear-on-read/clear-on-write (COR/COW), or read/write (R/W).
Table 480. DJA_VERSION, DJA Version and Identification (RO)
Address
Bit
Name
Function
Reset
Default
0x70000 15:11
10:8
RSVD
Reserved.
00000
0x0
DJA_VERSION[2:0]
Block Version Number. Block version register
will change each time the device is changed.
7:0
DJA_ID[7:0]
Block ID Number.
0x7
Table 481. DJA_EVENT1—DJA_EVENT2, Loss of Clock and Overflow/Underflow Delta
(COR/COW)
Address Bit
Name
Function
Reset
Default
0x70003
15
14
13
12
DJA_G_DS1_DLT
DJA_DS1_DLT
DJA_G_E1_DLT
DJA_E1_DLT
G_PIN_DS1XCLK Loss of Clock Delta.
PIN_DS1XCLK Loss of Clock Delta.
G_PIN_E1XCLK Loss of Clock Delta.
PIN_E1XCLK Loss of Clock Delta.
Elastic Store Overflow/Underflow Event.
0
0
0
0
0x70003 11:0
0x70004 15:0
DJA_ESOVFL[28:17]
DJA_ESOVFL[16:1]
0x0
Table 482. DJA_MASK1—DJA_MASK2, Loss of Clock and Overflow/Underflow Masks (R/W)
Address Bit
Name
Function
Reset
Default
0x70006
15
14
13
12
DJA_G_DS1_MSK
DJA_DS1_MSK
DJA_G_E1_MSK
DJA_E1_MSK
G_PIN_DS1XCLK Loss of Clock Indication
Mask.
1
1
1
PIN_DS1XCLK Loss of Clock Indication
Mask.
G_PIN_E1XCLK Loss of Clock Indication
Mask.
PIN_E1XCLK Loss of Clock Indication Mask.
1
0x70006 11:0
0x70007 15:0
DJA_ESOVFL_MSK[28:17] Elastic Store Over/Underflow Indication
DJA_ESOVFL_MSK[16:1] Mask.
0xFFFFFFF
Agere Systems Inc.
337