欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F021APH020SC 参数 Datasheet PDF下载

Z8F021APH020SC图片预览
型号: Z8F021APH020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采! XP -R 4K系列高性能8位微控制器 [Z8 Encore! XP-R 4K Series High-Performance 8-Bit Microcontrollers]
分类和应用: 微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 3422 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F021APH020SC的Datasheet PDF文件第214页浏览型号Z8F021APH020SC的Datasheet PDF文件第215页浏览型号Z8F021APH020SC的Datasheet PDF文件第216页浏览型号Z8F021APH020SC的Datasheet PDF文件第217页浏览型号Z8F021APH020SC的Datasheet PDF文件第219页浏览型号Z8F021APH020SC的Datasheet PDF文件第220页浏览型号Z8F021APH020SC的Datasheet PDF文件第221页浏览型号Z8F021APH020SC的Datasheet PDF文件第222页  
Z8 Encore! XP® 4K Series  
Product Specification  
199  
Table 126. Rotate and Shift Instructions  
Mnemonic  
SRL  
Operands  
dst  
Instruction  
Shift Right Logical  
Swap Nibbles  
SWAP  
dst  
eZ8 CPU Instruction Summary  
Table 127 summarizes the eZ8 CPU instructions. The table identifies the addressing  
modes employed by the instruction, the effect upon the Flags register, the number of CPU  
clock cycles required for the instruction fetch, and the number of CPU clock cycles  
required for the instruction execution.  
.
Table 127. eZ8 CPU Instruction Summary  
Address Mode  
Flags  
Assembly  
Mnemonic  
Opcode(s)  
(Hex)  
Fetch Instr.  
H Cycles Cycles  
Symbolic Operation  
dst  
r
src  
r
C
Z
S
V
D
ADC dst, src  
dst dst + src + C  
12  
13  
14  
15  
16  
17  
18  
19  
02  
03  
04  
05  
06  
07  
08  
09  
*
*
*
*
0
*
2
2
3
3
3
3
4
4
2
2
3
3
3
3
4
4
3
4
3
4
3
4
3
3
3
4
3
4
3
4
3
3
r
Ir  
R
R
R
IR  
IM  
IM  
ER  
IM  
r
R
IR  
ER  
ER  
r
ADCX dst, src  
ADD dst, src  
dst dst + src + C  
dst dst + src  
*
*
*
*
*
*
*
*
0
0
*
*
r
Ir  
R
R
R
IR  
IM  
IM  
ER  
IM  
R
IR  
ER  
ER  
ADDX dst, src  
Flags Notation:  
dst dst + src  
*
*
*
*
0
*
* = Value is a function of the result of the operation.  
– = Unaffected  
0 = Reset to 0  
1 = Set to 1  
X = Undefined  
PS022815-0206  
eZ8 CPU Instruction Set