Z8018x Family
MPU User Manual
140
I/O Instruction
I/O write cycle
T2
T3
T1
T1
Phi
WR
RTS0 Flag
RTS0 Pin
Figure 54. RTS0 Timing Diagram
Figure 55 illustrates the ASCI interrupt request generation circuit.
IEF1
DCD0
RDRF0
OVRN0
PE0
RIE0
TDRE0
ASCI0 Interrupt
Request
FE0
TIE0
RDRF1
OVRN1
PE1
FE1
ASCI1 Interrupt
Request
RIE1
TDRE1
TIE1
Figure 55. ASCI Interrupt Request Circuit Diagram
UM005001-ZMP0400