Secondary Registers for Test and De-Bugging MT312
10.2.15 Carrier Synchronisation Sweep Rate 3. Register 55 (R/W)
CS SW
Default value
112 dec.
70 hex.
90 hex.
7C hex.
RATE 3 (55)
CS SW
Carrier Synchronisation sweep rate 3.
RATE 3[7:0]
10.2.16 Carrier Synchronisation Sweep Rate 4. Register 56 (R/W)
CS SW
Default value
144 dec.
RATE 4 (56)
CS SW
Carrier Synchronisation sweep rate 4.
RATE 4[7:0]
10.2.17 Carrier Synchronisation Sweep Limit. Register 57 (R/W)
CS SW
Default value
124 dec.
LIM (57)
CS SW
Carrier Synchronisation sweep limit.
LIM[7:0]
10.2.18 Timing Synchronisation Coefficients. Registers 58 - 60 (R/W)
Def
hex
NAME
ADR
B7
B6
B5
B4
B3
B2
B1
B0
TS LPK H
TS LPK M
TS LPK L
58
59
60
TS KPROPE[11:4]
TS KINTE[7:0]
R/W
R/W
R/W
57
85
9B
TS KPROPE93:0]
TS KINTE[11:8]
B23-12:
B11-0:
TS KPROPE[11:0]
TS KINTE [11:0]
Timing Synchronisation Proportional path coefficients.
Timing Synchronisation Integration path coefficients.
10.2.19 Carrier Synchronisation Proportional Part Coefficients. Registers 61 - 62 (R/W)
Def
hex
NAME
ADR
B7
B6
B5
B4
B3
B2
B1
B0
CS KPROP H
61
NON
SNR
CS KP2[4:0]
CS KP1[4:3]
R/W
R/W
12
CS KROP L
62
CS KP1 [2:-0]
CS KP0[p4:0]
3B
B15:
NONSNR
High = Non SNR sweep.
B14-10:
B9-5:
B4-0:
CS KP2[4:0]
CS KP14:0]
CS KP04:0]
Carrier proportional tracking coefficients.
Carrier proportional transition coefficients.
Carrier proportional acquire coefficients.
65
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
