欢迎访问ic37.com |
会员登录 免费注册
发布采购

LE58083ABGC 参数 Datasheet PDF下载

LE58083ABGC图片预览
型号: LE58083ABGC
PDF下载: 下载PDF文件 查看货源
内容描述: [PCM Codec, A/MU-Law, 1-Func, CMOS, PBGA121, GREEN, M0-219B, LFBGA-121]
分类和应用: PC电信电信集成电路
文件页数/大小: 95 页 / 915 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号LE58083ABGC的Datasheet PDF文件第45页浏览型号LE58083ABGC的Datasheet PDF文件第46页浏览型号LE58083ABGC的Datasheet PDF文件第47页浏览型号LE58083ABGC的Datasheet PDF文件第48页浏览型号LE58083ABGC的Datasheet PDF文件第50页浏览型号LE58083ABGC的Datasheet PDF文件第51页浏览型号LE58083ABGC的Datasheet PDF文件第52页浏览型号LE58083ABGC的Datasheet PDF文件第53页  
Le58083  
Data Sheet  
These commands do not depend on the state of the Channel Enable Register.  
* Power Up and Hardware Reset (RST) Value = 9Ah.  
4A/4Bh Write/Read Channel Enable and Operating Mode Register  
MPI Command  
R/W = 0: Write  
R/W = 1: Read  
D7  
0
D6  
1
D5  
0
D4  
0
D3  
1
D2  
0
D1  
1
D0  
Command  
I/O Data  
R/W  
EC1  
VMOD  
RSVD  
RBE  
LPM  
EC4  
EC3  
EC2  
E
RSVD  
Reserved for future use. Always write as 0, but 0 is not guaranteed when read  
Robbed-bit Mode (Global parameter)  
RBE = 0*  
RBE = 1  
Robbed-bit Signaling mode is disabled  
Robbed-bit Signaling mode is enabled on PCM receiver if µ-law is selected  
VOUT Mode (Global parameter)  
VMODE = 0*  
VOUT = VREF through a resistor when channel is deactivated  
VOUT high impedance when channel is deactivated  
VMODE = 1  
Low Power Mode (Global parameter)  
LPM  
LPM reduced the power in the QSLAC device, but it is not needed and not used in the  
Le58083 Octal SLAC device  
Channel Enable 4  
EC4 = 0  
Disabled, channel 4 cannot receive commands  
Enabled, channel 4 can receive commands  
EC4 = 1*  
Channel Enable 3  
EC3 = 0  
Disabled, channel 3 cannot receive commands  
Enabled, channel 3 can receive commands  
EC3 = 1*  
Channel Enable 2  
EC2 = 0  
Disabled, channel 2 cannot receive commands  
Enabled, channel 2 can receive commands  
EC2 = 1*  
Channel Enable 1  
EC1 = 0  
Disabled, channel 1 cannot receive commands  
Enabled, channel 1 can receive commands  
EC1 = 1*  
* Power Up and Hardware Reset (RST) Value = 0Fh.  
49  
Zarlink Semiconductor Inc.