欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC3S1600E-4FGG320C 参数 Datasheet PDF下载

XC3S1600E-4FGG320C图片预览
型号: XC3S1600E-4FGG320C
PDF下载: 下载PDF文件 查看货源
内容描述: 的Spartan- 3E FPGA系列 [Spartan-3E FPGA Family]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 193 页 / 1733 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第92页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第93页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第94页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第95页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第97页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第98页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第99页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第100页  
R
Functional Description  
Set PROG_B Low  
after Power-On  
Power-On  
VCCINT >1V  
and VCCAUX > 2V  
No  
and VCCO Bank 4 > 1V  
Yes  
Yes  
Clear configuration  
memory  
PROG_B = Low  
No  
No  
INIT_ B = High?  
Yes  
M[2:0] and VS[2:0]  
pins are sampled on  
INIT_B rising edge  
Sample mode pins  
Load configuration  
data frames  
No  
INIT_B goes Low.  
Abort Start-Up  
CRC  
correct?  
Yes  
DONE pin goes High,  
signaling end of  
configuration  
Start-Up  
sequence  
User mode  
No  
Yes  
Reconfigure?  
DS312-2_58_021404  
Figure 64: General Configuration Process  
DS312-2 (v1.1) March 21, 2005  
www.xilinx.com  
89  
Advance Product Specification  
 复制成功!