R
Platform Flash XL High-Density Configuration and Storage Device
The Clock signal is then halted at V or at V , and Output
Synchronous Single Reads are used to read the Electronic
Signature, Status Register, CFI, Block Protection Status,
Configuration Register Status, or Protection Register. When
the addressed bank is in Read CFI, Read Status Register,
or Read Electronic Signature mode, the READY_WAIT
signal (if configured for the Wait function with CR4 = ‘0’) is
asserted during X-latency, the WAIT state and at the end of
a 4, 8 and 16-word burst. The signal is only deasserted
when output data is valid. See Table 29, page 52 and
Figure 27, page 51, for details.
IH
IL
Enable (G) goes High. When Output Enable goes Low
again and the Clock signal restarts, the Synchronous Burst
Read operation is resumed at its previous location.
When READY_WAIT (with CR4 = ‘0’) is gated by E, it
reverts to high impedance when G goes High.
See Table 29, page 52, and Figure 30, page 54 for details.
Single Synchronous Read Mode
Single Synchronous Read operations are similar to
Synchronous Burst Read operations except that the
memory outputs the same data to the end of the operation.
Dual Operations and Multiple Bank Architecture
The Multiple Bank Architecture of Platform Flash XL gives
greater flexibility for software developers to split the code
and data spaces within the memory array. The Dual
Operations feature simplifies the software management of
the device by allowing code to be executed from one bank
while another bank is being programmed or erased. This
feature allows read operations with zero latency in one bank
while programming or erasing in another bank.
Suspend mode, one in programming mode, and other
banks in read mode.
Bus Read operations are allowed in other banks between
setup and confirm cycles of program or erase operations.
By using a combination of these features, read operations
are always possible in Platform Flash XL.
Table 15 and Table 16, page 35 show which dual operations
are possible in other banks and in the same bank.
Note: Only one bank at a time is allowed to be in program or
erase mode.
Dual operations between the Parameter Bank and either of
the CFI, OTP, or Electronic Signature memory spaces are
not allowed. Table 17, page 36 shows which dual
operations are allowed or not between the CFI, OTP,
Electronic Signature locations and the memory array.
If a read operation is required in a bank which is
programming or erasing, the program or erase operation
can be suspended. Also if the suspended operation is
erase, then a program command can be issued to another
block so that the device can have one block in Erase
Table 15: Dual Operations Allowed in Another Bank
Commands Allowed in Another Bank
Read
Status
Register
Read
Program,
Buffer
Program/
Erase
Suspend
Status of Bank
Read
Array
Read CFI
Query
Block
Erase
Program/
Erase Resume
Electronic
Signature Program
Idle
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
–
9
–
9
9
9
–
9
–
Programming
Erasing
–
–
–
Program Suspended
Erase Suspended
–
–
9
9
9
–
–
Table 16: Dual Operations Allowed in Same Bank
Commands Allowed in Same Bank
Read
Status
Register
Read
Program,
Buffer
Program/
Erase
Suspend
Status of Bank
Read
Array
Read CFI
Query
Block
Erase
Program/
Erase Resume
Electronic
Signature Program
Idle
9
9
9
9
9
9
9
9
9
9
9
–
9
–
9
9
9
9
–
(1)
Programming
Erasing
–
(1)
–
–
–
–
DS617 (v3.0.1) January 07, 2010
www.xilinx.com
Product Specification
33
XILINX [ XILINX, INC ]
