X1228
STATUS REGISTER (SR)
the other bits of the Status Register) or until the part
powers up again. Writes to WEL bit do not cause a
nonvolatile write cycle, so the device is ready for the
next operation immediately after the stop condition.
The Status Register is located in the CCR memory
map area at address 003Fh. This is a volatile register
only and is used to control the WEL and RWEL write
enable latches, read two power status and two alarm
bits. This register is separate from both the array and
the Clock/Control Registers (CCR).
RTCF: Real Time Clock Fail Bit—Volatile
This bit is set to a ‘1’ after a total power failure. This is a
read only bit that is set by hardware (X1228 internally)
when the device powers up after having lost all power
Table 2. Status Register (SR)
to the device. The bit is set regardless of whether V
CC
Addr
003Fh BAT AL1 AL0
Default
7
6
5
4
3
2
1
0
or V
is applied first. The loss of only one of the
BACK
0
0
0
0
RWEL WEL RTCF
0
supplies does not result in setting the RTCF bit. The
first valid write to the RTC after a complete power fail-
ure (writing one byte is sufficient) resets the RTCF bit
to ‘0’.
0
0
0
0
1
BAT: Battery Supply—Volatile
This bit set to “1” indicates that the device is operating
from V , not V . It is a read-only bit and is set/
Unused Bits:
BACK
CC
reset by hardware (X1228 internally). Once the device
This device does not use bits 3 or 4 in the SR, but must
have a zero in these bit positions. The Data Byte out-
put during a SR read will contain zeros in these bit
locations.
begins operating from V , the device sets this bit to
CC
“0”.
AL1, AL3: Alarm bits—Volatile
CONTROL REGISTERS
These bits announce if either alarm 0 or alarm 1 match
the real time clock. If there is a match, the respective
bit is set to ‘1’. The falling edge of the last data bit in a
SR Read operation resets the flags. Note: Only the AL
bits that are set when an SR read starts will be reset.
An alarm bit that is set by an alarm occurring during an
SR read operation will remain set after the read opera-
tion is complete.
The Control Bits and Registers, described under this
section, are nonvolatile.
Block Protect Bits—BP2, BP1, BP3
The Block Protect Bits, BP2, BP1 and BP0, determine
which blocks of the array are write protected. A write to a
protected block of memory is ignored. The block protect
bits will prevent write operations to one of eight segments
of the array.The partitions are described in Table 3 .
RWEL: Register Write Enable Latch—Volatile
This bit is a volatile latch that powers up in the LOW
(disabled) state. The RWEL bit must be set to “1” prior
to any writes to the Clock/Control Registers. Writes to
RWEL bit do not cause a nonvolatile write cycle, so the
device is ready for the next operation immediately after
the stop condition. A write to the CCR requires both
the RWEL and WEL bits to be set in a specific
sequence.
Table ±. Block Protect Bits
Protected Addresses
X1228
Array Lock
None (Default)
Upper 1/4
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
None
180h – 1FFh
100h – 1FFh
000h – 1FFh
000h – 03Fh
000h – 07Fh
000h – 0FFh
000h – 1FFh
Upper 1/2
Full Array
WEL: Write Enable Latch—Volatile
First Page
First 2 pgs
First 4 pgs
First 8 pgs
The WEL bit controls the access to the CCR and mem-
ory array during a write operation. This bit is a volatile
latch that powers up in the LOW (disabled) state. While
the WEL bit is LOW, writes to the CCR or any array
address will be ignored (no acknowledge will be issued
after the Data Byte). The WEL bit is set by writing a “1”
to the WEL bit and zeroes to the other bits of the Sta-
tus Register. Once set, WEL remains set until either
reset to 0 (by writing a “0” to the WEL bit and zeroes to
Watchdog Timer Control Bits—WD1, WD3
The bits WD1 and WD0 control the period of the
Watchdog Timer. See Table 4 for options.
Characteristics subject to change without notice. 13 of 31
REV 1.3 3/24/04
www.xicor.com