欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8983GEFLR 参数 Datasheet PDF下载

WM8983GEFLR图片预览
型号: WM8983GEFLR
PDF下载: 下载PDF文件 查看货源
内容描述: 移动多媒体编解码器1W扬声器驱动器 [Mobile Multimedia CODEC with 1W Speaker Driver]
分类和应用: 解码器驱动器编解码器
文件页数/大小: 88 页 / 1508 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8983GEFLR的Datasheet PDF文件第16页浏览型号WM8983GEFLR的Datasheet PDF文件第17页浏览型号WM8983GEFLR的Datasheet PDF文件第18页浏览型号WM8983GEFLR的Datasheet PDF文件第19页浏览型号WM8983GEFLR的Datasheet PDF文件第21页浏览型号WM8983GEFLR的Datasheet PDF文件第22页浏览型号WM8983GEFLR的Datasheet PDF文件第23页浏览型号WM8983GEFLR的Datasheet PDF文件第24页  
WM8983  
Product Preview  
OUT3 and OUT4 can be configured to provide an additional stereo or mono differential lineout from  
the output of the DACs, the mixers or the input microphone boost stages. They can also provide a  
midrail reference for pseudo differential inputs to external amplifiers.  
AUDIO INTERFACES  
The WM8983 has a standard audio interface, to support the transmission of stereo data to and from  
the chip. This interface is a 3 wire standard audio interface which supports a number of audio data  
formats including:  
I2S  
DSP/PCM Mode (a burst mode in which LRC sync plus 2 data packed words are  
transmitted)  
MSB-First, left justified  
MSB-First, right justified  
The interface can operate in master or slave modes.  
CONTROL INTERFACES  
To allow full software control over all features, the WM8983 offers a choice of 2 or 3 wire control  
interface. It is fully compatible and an ideal partner for a wide range of industry standard  
microprocessors, controllers and DSPs.  
Selection of the mode is via the MODE pin. In 2 wire mode, the address of the device is fixed as  
0011010.  
CLOCKING SCHEMES  
WM8983 offers the normal audio DAC clocking scheme operation, where 256fs MCLK is provided to  
the DAC and ADC.  
A PLL is included which may be used to generate these clocks in the event that they are not  
available from the system controller. This PLL can accept a range of common input clock  
frequencies between 8MHz and 50MHz to generate high quality audio clocks. If this PLL is not  
required for generation of these clocks, it can be reconfigured to generate alternative clocks which  
may then be output on the GPIO pins and used elsewhere in the system.  
POWER CONTROL  
The design of the WM8983 has given much attention to power consumption without compromising  
performance. It operates at very low voltages, includes the ability to power off any unused parts of  
the circuitry under software control, and includes standby and power off modes.  
AUXILIARY ANALOG INPUT SUPPORT  
Additional stereo analog signals might be connected to the Line inputs of WM8983 (e.g. melody chip  
or FM radio), and the stereo signal listened to via headphones, or recorded, simultaneously if  
required.  
PP Rev 1.1 August 2005  
20  
w
 复制成功!