WM8777
Product Preview
REGISTER
ADDRESS
BIT
LABEL
CHANNEL
STATUS
BIT
DESCRIPTION
(4Fh)
3:0
FREQ[3:0]
27:24
Sampling Frequency. See S/PDIF
specification for details.
S/PDIF
Receiver
Channel
Status
Register 4
(read-only)
0001 = Sampling Frequency not indicated.
Clock Accuracy of received clock.
00 = Level II
5:4
CLKACU[1:0]
29:28
01 = Level I
10 = Level III
11 = Interface frame rate not matched to
sampling frequency.
Table 43 S/PDIF Rx Channel Status Register 4
REGISTER
ADDRESS
BIT
LABEL
CHANNEL
STATUS
BIT
DESCRIPTION
(50h)
0
MAXPAIFRX_WL
32
Maximum Audio sample word length
0 = 20 bits
S/PDIF
Receiver
Channel
Status
Register 5
(read-only)
1 = 24 bits
3:1
RXPAIFRX_WL
[2:0]
35:33
Audio Sample Word Length.
000: Word Length Not Indicated
RXPAIFRX_
WL
MAXPAIFR
X_WL==1
MAXPAIFR
X_WL==0
001
010
100
101
110
20 bits
22 bits
23 bits
24 bits
21 bits
16 bits
18 bits
19 bits
20 bits
17 bits
All other combinations are reserved and may
give erroneous operation. Data will be
truncated internally when these bits are set.
7:4
ORGSAMP
[3:0]
39:36
Original Sampling Frequency. See S/PDIF
specification for details.
0000 = original sampling frequency not
indicated
Table 44 S/PDIF Rx Channel Status Register 5
PP Rev 1.94 November 2004
52
w