欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8777SEFT 参数 Datasheet PDF下载

WM8777SEFT图片预览
型号: WM8777SEFT
PDF下载: 下载PDF文件 查看货源
内容描述: 24位192KHZ AV接收机芯片 [24 BIT 192KHZ AV RECEIVER ON A CHIP]
分类和应用: 接收机
文件页数/大小: 102 页 / 1257 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8777SEFT的Datasheet PDF文件第21页浏览型号WM8777SEFT的Datasheet PDF文件第22页浏览型号WM8777SEFT的Datasheet PDF文件第23页浏览型号WM8777SEFT的Datasheet PDF文件第24页浏览型号WM8777SEFT的Datasheet PDF文件第26页浏览型号WM8777SEFT的Datasheet PDF文件第27页浏览型号WM8777SEFT的Datasheet PDF文件第28页浏览型号WM8777SEFT的Datasheet PDF文件第29页  
Product Preview  
WM8777  
Figure 6 3-Wire SPI Compatible Control Interface Readback  
2-WIRE SERIAL CONTROL MODE WITH ADDITIONAL READBACK PIN  
The WM8777 supports software control via a 2-wire (plus readback pin) serial bus. Many devices can  
be controlled by the same bus, and each device has a unique 7-bit address (this is not the same as  
the 7-bit address of each register in the WM8777).  
The controller indicates the start of data transfer with a high to low transition on SDIN while SCLK  
remains high. This indicates that a device address and data will follow. All devices on the 2-wire bus  
respond to the start condition and shift in the next eight bits on SDIN (7-bit address + Read/Write bit,  
MSB first). If the device address received matches the address of the WM8777, the WM8777  
responds by pulling SDIN low on the next clock pulse (ACK). If the address is not recognised, the  
WM8777 returns to the idle condition and wait for a new start condition and valid address.  
Once the WM8777 has acknowledged a correct address, the controller sends the first byte of control  
data (B15 to B8, i.e. the WM8777 register address plus the first bit of register data). The WM8777  
then acknowledges the first data byte by pulling SDIN low for one clock pulse. The controller then  
sends the second byte of control data (B7 to B0, i.e. the remaining 8 bits of register data), and the  
WM8777 acknowledges again by pulling SDIN low.  
The transfer of data is complete when there is a low to high transition on SDIN while SCLK is high.  
After receiving a complete address and data sequence the WM8777 returns to the idle state and  
waits for another start condition. If a start or stop condition is detected out of sequence at any point  
during data transfer (i.e. SDIN changes while SCLK is high), the device jumps to the idle condition.  
START  
STOP  
SCLK  
SDIN  
address  
wr  
ack  
B15-B8  
ack  
B7-B0  
ack  
in  
out  
in  
out  
in  
out  
device address  
[wr=0]  
register  
address and  
remaining data  
bits  
1st data bit  
Figure 7 2-Wire Serial Control Interface  
The WM8777 has two possible device addresses, which can be selected using the CSBpin.  
CSBSTATE  
DEVICE ADDRESS IN 2-  
WIRE MODE  
Low or Unconnected  
High  
0011010  
0011011  
Table 13 2-Wire MPU Interface Address Selection  
PP Rev 1.94 November 2004  
25  
w
 复制成功!