欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8776_05 参数 Datasheet PDF下载

WM8776_05图片预览
型号: WM8776_05
PDF下载: 下载PDF文件 查看货源
内容描述: 24位, 192kHz立体声编解码器与5频道I / P多路复用器 [24-bit, 192kHz Stereo CODEC with 5 Channel I/P Multiplexer]
分类和应用: 解码器复用器编解码器
文件页数/大小: 57 页 / 601 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8776_05的Datasheet PDF文件第38页浏览型号WM8776_05的Datasheet PDF文件第39页浏览型号WM8776_05的Datasheet PDF文件第40页浏览型号WM8776_05的Datasheet PDF文件第41页浏览型号WM8776_05的Datasheet PDF文件第43页浏览型号WM8776_05的Datasheet PDF文件第44页浏览型号WM8776_05的Datasheet PDF文件第45页浏览型号WM8776_05的Datasheet PDF文件第46页  
WM8776  
Production Data  
REGISTER  
ADDRESS  
BIT  
LABEL  
DEFAULT  
DESCRIPTION  
R0 (00h)  
0000000  
6:0  
HPLA[6:0]  
1111001  
(0dB)  
Attenuation data for HEADPHONE left channel in 1dB steps.  
Headphone  
Analogue  
Attenuation  
Headphone  
Left  
7
8
HPLZCEN  
UPDATE  
0
Left HEADPHONE zero cross detect enable  
0: zero cross disabled  
1: zero cross enabled  
Not latched  
Controls simultaneous update of all Attenuation Latches  
0: Store HPLA in intermediate latch (no change to output)  
1: Store HPLA and update attenuation on all channels.  
R1 (01h)  
0000001  
6:0  
7
HPRA[6:0]  
HPRZCEN  
UPDATE  
1111001  
(0dB)  
Attenuation data for Headphone right channel in 1dB steps.  
Headphone  
Analogue  
Attenuation  
Headphone  
0
Right Headphone zero cross detect enable  
0: zero cross disabled  
1: zero cross enabled  
Right  
8
Not latched  
Controls simultaneous update of all Attenuation Latches  
0: Store HPRA in intermediate latch (no change to output)  
1: Store HPRA and update attenuation on all channels.  
R2 (02h)  
0000010  
6:0  
7
HPMASTA[6:0]  
MZCEN  
1111001  
(0dB)  
Attenuation data for all ANALOGUE gains (L and R channels) in  
1dB steps.  
Headphone  
Master Analogue  
Attenuation  
0
Master zero cross detect enable  
0: zero cross disabled  
(All Channels)  
1: zero cross enabled  
8
UPDATEA  
LDA1[7:0]  
UPDATED  
RDA1[6:0]  
UPDATED  
MASTDA[7:0]  
UPDATED  
Not latched  
Controls simultaneous update of all Attenuation Latches  
0: Store gains in intermediate latch (no change to output)  
1: Store gains and update attenuation on all channels.  
R3 (03h)  
0000011  
7:0  
8
11111111  
(0dB)  
Digital Attenuation data for Left channel DACL in 0.5dB steps.  
Digital  
Attenuation  
DACL  
Not latched  
Controls simultaneous update of all Attenuation Latches  
0: Store LDA1 in intermediate latch (no change to output)  
1: Store LDA1 and update attenuation on all channels  
R4 (04h)  
0000100  
7:0  
8
11111111  
(0dB)  
Digital Attenuation data for Right channel DACR in 0.5dB steps.  
Digital  
Attenuation  
DACR  
Not latched  
Controls simultaneous update of all Attenuation Latches  
0: Store RDA1 in intermediate latch (no change to output)  
1: Store RDA1 and update attenuation on all channels.  
R5 (05h)  
0000101  
7:0  
8
11111111  
(0dB)  
Digital Attenuation data for all DAC channels in 0.5dB steps.  
Master  
Digital  
Attenuation  
Not latched  
Controls simultaneous update of all Attenuation Latches  
0: Store gain in intermediate latch (no change to output)  
1: Store gain and update attenuation on all channels.  
(All Channels  
PD Rev 4.0 April 2005  
42  
w
 复制成功!