Production Data
WM8772EDS – 28 LEAD SSOP
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25oC, Slave Mode, fs = 48kHz, MCLK = 256fs unless otherwise
stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DOUT propagation delay
from BCLK falling edge
tDD
0
10
ns
Table 4 Digital Audio Data Timing – Slave Mode
MPU INTERFACE TIMING
tCSL
tCSH
ML/I2S
tSCY
tCSS
tSCS
tSCH
tSCL
MC/IWL
MD/DM
LSB
tDSU
tDHO
Figure 18 SPI Compatible Control Interface Input Timing
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND, DGND = 0V, TA = +25oC, fs = 48kHz, DACMCLK and ADCMCLK = 256fs unless otherwise
stated
PARAMETER
MC/IWL rising edge to ML/I2S rising edge
MC/IWL pulse cycle time
SYMBOL
tSCS
MIN
60
80
30
30
20
20
20
20
20
TYP
MAX
UNIT
ns
tSCY
ns
MC/IWL pulse width low
tSCL
ns
MC/IWL pulse width high
tSCH
ns
MD/DM to MC/IWL set-up time
MC/IWL to MD/DM hold time
ML/I2S pulse width low
tDSU
ns
tDHO
tCSL
ns
ns
ML/I2S pulse width high
tCSH
ns
ML/I2S rising to MC/IWL rising
tCSS
ns
Table 5 3-Wire SPI Compatible Control Interface Input Timing Information
PD Rev 4.2 October 2005
19
w
WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
