W83697HF/F
TABLE 6-1-2 PARALLEL PORT CONNECTOR AND PIN DEFINITIONS
HOST
CONNECTOR
PIN NUMBER OF
W83627HF
PIN
ATTRIBUTE
SPP
PIN
ATTRIBUTE
EXT2FDD
PIN
ATTRIBUTE
EXTFDD
1
2
36
31
30
29
28
27
26
24
23
22
21
19
18
35
34
33
32
O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
nSTB
PD0
---
I
---
INDEX2#
TRAK02#
WP2#
---
I
---
INDEX2#
TRAK02#
WP2#
3
PD1
I
I
4
PD2
I
I
5
PD3
I
RDATA2#
DSKCHG2#
---
I
RDATA2#
DSKCHG2#
---
6
PD4
I
I
7
PD5
---
OD
OD
OD
OD
OD
OD
OD
OD
OD
OD
---
---
---
OD
OD
OD
OD
OD
OD
OD
OD
8
PD6
MOA2#
DSA2#
DSB2#
MOB2#
WD2#
---
9
PD7
---
10
11
12
13
14
15
16
17
nACK
BUSY
PE
DSB2#
MOB2#
WD2#
I
I
I
SLCT
nAFD
nERR
nINIT
nSLIN
WE2#
WE2#
O
I
RWC2#
HEAD2#
DIR2#
RWC2#
HEAD2#
DIR2#
O
O
STEP2#
STEP2#
6.2 Enhanced Parallel Port (EPP)
TABLE 6-2 PRINTER MODE AND EPP REGISTER ADDRESS
A2
0
A1
0
A0
0
REGISTER
NOTE
Data port (R/W)
1
1
1
1
2
2
2
2
2
0
0
1
Printer status buffer (Read)
Printer control latch (Write)
Printer control swapper (Read)
EPP address port (R/W)
EPP data port 0 (R/W)
EPP data port 1 (R/W)
EPP data port 2 (R/W)
EPP data port 2 (R/W)
0
1
0
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Notes:
1. These registers are available in all modes.
2. These registers are available only in EPP mode.
Publication Release Date: Feb. 2002
Revision 0.70
- 64 -