W83115RG-BW/W83115WG-BW
STEPLESS FOR INTEL BROADWATER CLOCK GENERATOR
7.17 Register 16: ( Default : 30h )
AFFECTED PIN/
BIT
PWD
FUNCTION DESCRIPTION
TYPE
FUNCTION NAME(S)
Invert the CPUCLKT1/0 phase
7
INV_CPU
0
0: Default
R/W
1: Inverse
Invert the SRCCLKT phase
0: Default
6
INV_SRC
0
R/W
1: Inverse
5
4
3
2
1
0
SPCNT1<5>
SPCNT1<4>
SPCNT1<3>
SPCNT1<2>
SPCNT1<1>
SPCNT1<0>
1
1
0
0
0
0
Spread Spectrum Programmable time, the
resolution is 280ns. Default period is 11.8us
R/W
7.18 Register 17: ( Default : 0Bh )
AFFECTED PIN/
BIT
PWD
FUNCTION DESCRIPTION
TYPE
FUNCTION NAME(S)
Reserved
7
6
5
4
3
2
1
0
0
0
0
0
1
0
1
1
R/W
R/W
Reserved
SPL VAH3<5>
SPL VAH3<4>
SPL VAH3<3>
SPL VAH3<2>
SPL VAH3<1>
SPL VAH3<0>
Spread Spectrum DOWN Counter bit5 ~ bit 0 for
PCIEXLOOP.
2’s complement representation.
Ex: 1 -> 111111 ; 2 -> 111110 ;
7 ->111001 ; 8 -> 111000
7.19 Register 18: ( Default : 00h )
AFFECTED PIN/
BIT
PWD
FUNCTION DESCRIPTION
TYPE
FUNCTION NAME(S)
7
Reserved
0
R/W
R/W
6
5
4
Reserved
SPH VAH3<5>
SPH VAH3<4>
0
0
0
Spread Spectrum UP Counter bit5 ~ bit 0 for
PCIEXLOOP.
3
SPH VAH3<3>
0
2’s complement representation.
Ex: 1 -> 111111 ; 2 -> 111110 ;
7 -> 111001 ; 8 -> 111000
2
1
0
SPH VAH3<2>
SPH VAH3<1>
SPH VAH3<0>
0
0
0
- 18 -