欢迎访问ic37.com |
会员登录 免费注册
发布采购

W25Q16DVSSIG 参数 Datasheet PDF下载

W25Q16DVSSIG图片预览
型号: W25Q16DVSSIG
PDF下载: 下载PDF文件 查看货源
内容描述: 具有双路和四路SPI 3V 16M位串行闪存 [3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI]
分类和应用: 闪存
文件页数/大小: 81 页 / 1120 K
品牌: WINBOND [ WINBOND ]
 浏览型号W25Q16DVSSIG的Datasheet PDF文件第63页浏览型号W25Q16DVSSIG的Datasheet PDF文件第64页浏览型号W25Q16DVSSIG的Datasheet PDF文件第65页浏览型号W25Q16DVSSIG的Datasheet PDF文件第66页浏览型号W25Q16DVSSIG的Datasheet PDF文件第68页浏览型号W25Q16DVSSIG的Datasheet PDF文件第69页浏览型号W25Q16DVSSIG的Datasheet PDF文件第70页浏览型号W25Q16DVSSIG的Datasheet PDF文件第71页  
W25Q16DV  
8.7 AC Electrical Characteristics (cont’d)  
SPEC  
DESCRIPTION  
SYMBOL  
ALT  
UNIT  
MIN  
TYP  
MAX  
/HOLD Active Hold Time relative to CLK  
/HOLD Not Active Setup Time relative to CLK  
/HOLD Not Active Hold Time relative to CLK  
/HOLD to Output Low-Z  
tCHHH  
tHHCH  
tCHHL  
3
3
3
ns  
ns  
ns  
ns  
ns  
ns  
ns  
µs  
µs  
(2)  
tHHQX  
tLZ  
7
(2)  
/HOLD to Output High-Z  
tHLQZ  
tHZ  
12  
(3)  
Write Protect Setup Time Before /CS Low  
Write Protect Hold Time After /CS High  
/CS High to Power-down Mode  
tWHSL  
20  
(3)  
tSHWL  
100  
(2)  
tDP  
3
3
(2)  
/CS High to Standby Mode without Electronic  
Signature Read  
tRES1  
(2)  
/CS High to Standby Mode with Electronic Signature  
Read  
tRES2  
1.8  
µs  
(2)  
/CS High to next Instruction after Suspend  
Write Status Register Time  
tSUS  
20  
15  
µs  
ms  
µs  
µs  
ms  
ms  
ms  
ms  
s
tW  
tBP1  
tBP2  
tPP  
tSE  
tBE1  
tBE2  
tCE  
10  
20  
(4)  
Byte Program Time (First Byte)  
50  
(4)  
Additional Byte Program Time (After First Byte)  
2.5  
0.7  
60  
10  
Page Program Time  
3
(5)  
Sector Erase Time (4KB)  
Block Erase Time (32KB)  
Block Erase Time (64KB)  
Chip Erase Time  
200/400  
800  
1,000  
10  
150  
180  
3
Notes:  
1. Clock high + Clock low must be less than or equal to 1/fC.  
2. Value guaranteed by design and/or characterization, not 100% tested in production.  
3. Only applicable as a constraint for a Write Status Register instruction when SRP[1:0]=(0,1).  
4. For multiple bytes after first byte within a page, tBPN = tBP1 + tBP2 * N (typical) and tBPN = tBP1 + tBP2 * N (max), where N =  
number of bytes programmed.  
5. Max Value tSE with <50K cycles is 200ms and >50K & <100K cycles is 400ms.  
Publication Release Date: October 29, 2012  
- 67 -  
Revision D  
 
 复制成功!