欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMC8462-BA 参数 Datasheet PDF下载

TMC8462-BA图片预览
型号: TMC8462-BA
PDF下载: 下载PDF文件 查看货源
内容描述: [Dual Integrated 100-Mbit Ethernet PHY]
分类和应用:
文件页数/大小: 204 页 / 12251 K
品牌: TRINAMIC [ TRINAMIC MOTION CONTROL GMBH & CO. KG. ]
 浏览型号TMC8462-BA的Datasheet PDF文件第22页浏览型号TMC8462-BA的Datasheet PDF文件第23页浏览型号TMC8462-BA的Datasheet PDF文件第24页浏览型号TMC8462-BA的Datasheet PDF文件第25页浏览型号TMC8462-BA的Datasheet PDF文件第27页浏览型号TMC8462-BA的Datasheet PDF文件第28页浏览型号TMC8462-BA的Datasheet PDF文件第29页浏览型号TMC8462-BA的Datasheet PDF文件第30页  
TMC8462 Datasheet Document Revision V1.4 2018-May -09  
26 / 204  
Command 6 - ADDRESS EXTENSION  
The address extension command is mainly used for the 3-byte addressing mode as shown in Figure 10.  
For SPI masters that can only process datagrams with an even number of bytes, it might be necessary to  
pad the datagram to an even number of bytes. This can be achieved by duplicating the third byte of the  
3-byte address/command part and using the address extension command in all but the last duplicate.  
For example, a SPI master that is only capable of transmitting a multiple of 4 bytes cannot use the example  
datagram for a write access above since it contains 5 bytes. With three added padding bytes, the master  
has to transmit two 4-byte groups.  
Example datagram (Write starting at address 0x4200): 0x10 0x06 0x58 0x58 0x58 0x50 0x4C 0x48  
Example reply (0xXX is undened data):  
0x00 0x00 0x00 0xXX 0xXX 0xXX 0xXX 0xXX  
5.1.2 Timing example  
This example shows a generic read access with wait state and 2 byte addressing. All congurable options  
are shown. The delays between the transferred bytes are just to show the byte boundaries and are not  
required.  
CSN active low  
CSN active high  
SCK mode 0  
SCK mode 1  
SCK mode 2  
SCK mode 3  
A
A
A
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
C
2
C
1
C
0
MOSI  
12 11 10  
MISO mode 0/2  
normal sample  
I
7
I
6
I
5
I
4
I
3
I
2
I
1
I
0
I
I
I
I
I
I
I
9
I
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
D
D
D
D
D
D
9
D
8
15 14 13 12 11 10  
15 14 13 12 11 10  
MISO mode 0/2  
late sample  
I
7
I
6
I
5
I
4
I
3
I
2
I
1
I
0
I
I
I
I
I
I
I
9
I
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
D
D
D
D
D
D
9
D
8
S
15 14 13 12 11 10  
15 14 13 12 11 10  
MISO mode 1/3  
normal sample  
I
7
I
6
I
5
I
4
I
3
I
2
I
1
I
0
I
I
I
I
I
I
I
9
I
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
D
D
D
D
D
D
9
D
8
S
15 14 13 12 11 10  
15 14 13 12 11 10  
MISO mode 1/3  
late sample  
I
7
I
6
I
5
I
4
I
3
I
2
I
1
I
0
I
I
I
I
I
I
I
9
I
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
D
D
D
D
D
D
9
D
8
S
15 14 13 12 11 10  
15 14 13 12 11 10  
Figure 11: SPI timing example  
©2018 TRINAMIC Motion Control GmbH & Co. KG, Hamburg, Germany  
Terms of delivery and rights to technical change reserved.  
Download newest version at www.trinamic.com  
 复制成功!