欢迎访问ic37.com |
会员登录 免费注册
发布采购

TPS65910A3 参数 Datasheet PDF下载

TPS65910A3图片预览
型号: TPS65910A3
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的电源管理单元顶部规范 [Integrated Power Management Unit Top Specification]
分类和应用:
文件页数/大小: 96 页 / 1368 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TPS65910A3的Datasheet PDF文件第40页浏览型号TPS65910A3的Datasheet PDF文件第41页浏览型号TPS65910A3的Datasheet PDF文件第42页浏览型号TPS65910A3的Datasheet PDF文件第43页浏览型号TPS65910A3的Datasheet PDF文件第45页浏览型号TPS65910A3的Datasheet PDF文件第46页浏览型号TPS65910A3的Datasheet PDF文件第47页浏览型号TPS65910A3的Datasheet PDF文件第48页  
TPS65910, TPS65910A, TPS65910A3, TPS659101, TPS659102, TPS659103  
TPS659104, TPS659105, TPS659106, TPS659107, TPS659108, TPS659109  
SWCS046N MARCH 2010REVISED APRIL 2012  
www.ti.com  
While the device is in SLEEP state, predefined resources are automatically set in their low-power mode or off.  
Resources can be kept in their active mode: (full-load capability), programming the SLEEP_KEEP_LDO_ON and  
the SLEEP_KEEP_RES_ON registers. These registers contain 1 bit per power resource. If the bit is set to 1,  
then that resource stays in active mode when the device is in SLEEP state. 32KCLKOUT is also included in the  
SLEEP_KEEP_RES_ON register and the 32-kHz clock output is maintained in SLEEP state if the corresponding  
mask bit is set.  
PWRHOLD  
When none of the device power-on disable conditions are met, a rising edge of this signal causes an OFF-to-  
ACTIVE state transition of the device and a falling edge causes a transition back to OFF state. Typically, this  
signal is used to control the device in a slave configuration. It can be connected to the SYSEN output signal from  
other TPS659xx devices, or the NRESPWRON signal of another TPS65910 device. This input signal is level  
sensitive and no debouncing is applied.  
A rising edge of PWRHOLD is highlighted though an associated interrupt.  
BOOT0/BOOT1  
These signals determine which processor the device is working with and hence which power-up sequence is  
needed. See SWITCH-ON/-OFF SEQUENCES AND TIMING for more details. There is no debouncing on this  
input signal.  
NRESPWRON  
This signal is used as the reset to the processor. It is held low until the ACTIVE state is reached. See POWER  
CONTROL TIMING to get detailed timing.  
CLK32KOUT  
This signal is the output of the 32K oscillator, which can be enabled or not during the power-on sequence,  
depending on the Boot mode. It can be enabled and disabled by register bit, during ACTIVE state of the device.  
CLK32KOUT output can also be enabled or not during SLEEP state of the device depending on the  
SLEEPMASK register programming.  
PWRON  
A falling edge on this signal causes after tdbPWRONF debouncing delay (defined in Figure 5 and Table 6) an OFF-  
to-ACTIVE state or SLEEP-to-ACTIVE state transition of the device and makes the corresponding interrupt  
(PWRON_IT) active. The PWRON input is connected to an external push-button. The built-in debouncing time  
defines a minimum button press duration that is required for button press detection. Any button press duration  
which is lower than this value is ignored, considered an accidental touch.  
After an OFF-to-ACTIVE state transition, the PMIC maintains ACTIVE during tdOINT delay, if the button is  
released. After this delay if none of the device enabling conditions is set by the processor supplied, the PMIC  
automatically turns off. If the button is not released, the PMIC maintains ACTIVE up to tdPWRONLPTO, because  
PWRON low is a device enabling condition. After a SLEEP-to-ACTIVE state transition, the PMIC maintains  
ACTIVE as long as an interrupt is pending.  
If the device is already in ACTIVE state, a PWRON low level makes the corresponding interrupt (PWRON_IT)  
active.  
When the PMIC is in ACTIVE mode, if the button is pressed for longer time than tdPWRONLP, the PMIC generates  
the PWON_LP_IT interrupt. If the processor does not acknowledge the long press interrupt within a period of  
tdPWRONLPTO – tdPWRONLP, the PMIC goes to OFF mode and shuts down the DCDCs and LDOs.  
INT1  
INT1 signal (default active low) warns the host processor of any event that occurred on the TPS65910 device.  
The host processor can then poll the interrupt from the interrupt status register through I2C to identify the  
interrupt source. A low level (default setting) indicates an active interrupt, highlighted in the INT_STS_REG  
register. The polarity of INT1 can be set by programming the IT_POL control bit.  
44  
Submit Documentation Feedback  
Copyright © 2010–2012, Texas Instruments Incorporated  
Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104  
TPS659105 TPS659106 TPS659107 TPS659108 TPS659109  
 
 复制成功!