TMS320TCI6487
TMS320TCI6488
Communications Infrastructure Digital Signal Processor
www.ti.com
SPRS358F–APRIL 2007–REVISED AUGUST 2008
Table 5-13. CPU Megamodule Bandwidth Management Registers
HEX ADDRESS
ACRONYM
REGISTER NAME
EMC CPU Arbitration Control Register
0182 0200
0182 0204
EMCCPUARBE
EMCIDMAARBE EMC IDMA Arbitration Control Register
EMCSDMAARBE EMC Slave DMA Arbitration Control Register
EMCMDMAARBE EMC Master DMA Arbitration Control Register
0182 0208
0182 020C
0182 0210 - 0182 02FF
0184 1000
-
Reserved
L2DCPUARBU
L2DIDMAARBU
L2D CPU Arbitration Control Register
L2D IDMA Arbitration Control Register
0184 1004
0184 1008
L2DSDMAARBU L2D Slave DMA Arbitration Control Register
0184 100C
L2DUCARBU
-
L2D User Coherence Arbitration Control Register
Reserved
0184 1010 - 0184 103F
0184 1040
L1DCPUARBD
L1DIDMAARBD
L1D CPU Arbitration Control Register
L1D IDMA Arbitration Control Register
0184 1044
0184 1048
L1DSDMAARBD L1D Slave DMA Arbitration Control Register
L1DUCARBD L1D User Coherence Arbitration Control Register
0184 104C
Submit Documentation Feedback
C64x+ Megamodule
71
TI [ TEXAS INSTRUMENTS ]
