欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320VC5402PGER10 参数 Datasheet PDF下载

TMS320VC5402PGER10图片预览
型号: TMS320VC5402PGER10
PDF下载: 下载PDF文件 查看货源
内容描述: 定点数字信号处理器 [FIXED-POINT DIGITAL SIGNAL PROCESSOR]
分类和应用: 数字信号处理器
文件页数/大小: 68 页 / 939 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320VC5402PGER10的Datasheet PDF文件第9页浏览型号TMS320VC5402PGER10的Datasheet PDF文件第10页浏览型号TMS320VC5402PGER10的Datasheet PDF文件第11页浏览型号TMS320VC5402PGER10的Datasheet PDF文件第12页浏览型号TMS320VC5402PGER10的Datasheet PDF文件第14页浏览型号TMS320VC5402PGER10的Datasheet PDF文件第15页浏览型号TMS320VC5402PGER10的Datasheet PDF文件第16页浏览型号TMS320VC5402PGER10的Datasheet PDF文件第17页  
T MS 3 20 VC 54 02  
F IX EDĆPO I NT DI GI TAL SI G NAL P RO C ES S O R  
SPRS079E – OCTOBER 1998 – REVISED AUGUST 2000  
memory map  
Page 0 Program  
Page 0 Program  
Data  
Hex  
0000  
Hex  
0000  
Hex  
0000  
Memory  
Mapped  
Registers  
Reserved  
(OVLY = 1)  
External  
(OVLY = 0)  
Reserved  
(OVLY = 1)  
External  
(OVLY = 0)  
005F  
0060  
Scratch-Pad  
RAM  
007F  
0080  
007F  
0080  
007F  
0080  
On-Chip DARAM  
(OVLY = 1)  
On-Chip DARAM  
(OVLY = 1)  
On-Chip DARAM  
(16K x 16-bit)  
External  
(OVLY = 0)  
External  
(OVLY = 0)  
3FFF  
4000  
3FFF  
4000  
3FFF  
4000  
External  
External  
EFFF  
F000  
EFFF  
F000  
External  
ROM (DROM=1)  
or External  
On-Chip ROM  
(4K x 16-bit)  
(DROM=0)  
FEFF  
FF00  
FEFF  
FF00  
Reserved  
Reserved  
(DROM=1)  
or External  
(DROM=0)  
FF7F  
FF80  
FF7F  
FF80  
Interrupts  
(External)  
Interrupts  
(On-Chip)  
FFFF  
FFFF  
FFFF  
MP/MC= 1  
(Microprocessor Mode)  
MP/MC= 0  
(Microcomputer Mode)  
Figure 1. Memory Map  
relocatable interrupt vector table  
The reset, interrupt, and trap vectors are addressed in program space. These vectors are soft — meaning that  
the processor, when taking the trap, loads the program counter (PC) with the trap address and executes the  
code at the vector location. Four words are reserved at each vector location to accommodate a delayed branch  
instruction, either two 1-word instructions or one 2-word instruction, which allows branching to the appropriate  
interrupt service routine with minimal overhead.  
At device reset, the reset, interrupt, and trap vectors are mapped to address FF80h in program space. However,  
these vectors can be remapped to the beginning of any 128-word page in program space after device reset.  
This is done by loading the interrupt vector pointer (IPTR) bits in the PMST register (see Figure 2) with the  
appropriate 128-word page boundary address. After loading IPTR, any user interrupt or trap vector is mapped  
to the new 128-word page.  
NOTE: The hardware reset (RS) vector cannot be remapped because a hardware reset loads the IPTR  
with 1s. Therefore, the reset vector is always fetched at location FF80h in program space.  
13  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443  
 复制成功!