Electrical Specifications
CLKOUT
A[22:0]
t
su(RDY)
t
h(RDY)
READY
t
v(RDY)MSTRB
t
h(RDY)MSTRB
MSTRB
t
d(MCSL)
t
d(MCSH)
MSC
Leading
Cycle
Wait States
Generated
Internally
Wait
States
Generated
by READY
Trailing
Cycle
Figure 5−10. Memory Read With Externally Generated Wait States
CLKOUT
A[22:0]
D[15:0]
t
su(RDY)
t
h(RDY)
READY
t
v(RDY)MSTRB
t
h(RDY)MSTRB
MSTRB
t
d(MSCL)
t
d(MSCH)
MSC
Leading
Cycle
Wait
States
Generated
Internally
Wait
States
Generated
by READY
Trailing
Cycle
Figure 5−11. Memory Write With Externally Generated Wait States
November 2001
−
Revised April 2004
SPRS007D
85