欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F2812PGFQ 参数 Datasheet PDF下载

TMS320F2812PGFQ图片预览
型号: TMS320F2812PGFQ
PDF下载: 下载PDF文件 查看货源
内容描述: 数字信号处理器 [Digital Signal Processors]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置PC可编程只读存储器时钟
文件页数/大小: 162 页 / 1979 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F2812PGFQ的Datasheet PDF文件第79页浏览型号TMS320F2812PGFQ的Datasheet PDF文件第80页浏览型号TMS320F2812PGFQ的Datasheet PDF文件第81页浏览型号TMS320F2812PGFQ的Datasheet PDF文件第82页浏览型号TMS320F2812PGFQ的Datasheet PDF文件第84页浏览型号TMS320F2812PGFQ的Datasheet PDF文件第85页浏览型号TMS320F2812PGFQ的Datasheet PDF文件第86页浏览型号TMS320F2812PGFQ的Datasheet PDF文件第87页  
Peripherals  
4.8  
GPIO MUX  
The GPIO Mux registers, are used to select the operation of shared pins on the F281x and C281x devices.  
The pins can be individually selected to operate as “Digital I/O” or connected to “Peripheral I/O” signals (via  
the GPxMUX registers). If selected for “Digital I/O” mode, registers are provided to configure the pin direction  
(via the GPxDIR registers) and to qualify the input signal to remove unwanted noise (via the GPxQUAL)  
registers). Table 4−11 lists the GPIO Mux Registers.  
†‡§  
Table 4−11. GPIO Mux Registers  
NAME  
GPAMUX  
GPADIR  
GPAQUAL  
reserved  
GPBMUX  
GPBDIR  
GPBQUAL  
reserved  
reserved  
reserved  
reserved  
reserved  
GPDMUX  
GPDDIR  
GPDQUAL  
reserved  
GPEMUX  
GPEDIR  
GPEQUAL  
reserved  
GPFMUX  
GPFDIR  
reserved  
reserved  
GPGMUX  
GPGDIR  
reserved  
reserved  
ADDRESS  
0x00 70C0  
0x00 70C1  
0x00 70C2  
0x00 70C3  
0x00 70C4  
0x00 70C5  
0x00 70C6  
0x00 70C7  
0x00 70C8  
0x00 70C9  
0x00 70CA  
0x00 70CB  
0x00 70CC  
0x00 70CD  
0x00 70CE  
0x00 70CF  
0x00 70D0  
0x00 70D1  
0x00 70D2  
0x00 70D3  
0x00 70D4  
0x00 70D5  
0x00 70D6  
0x00 70D7  
0x00 70D8  
0x00 70D9  
0x00 70DA  
0x00 70DB  
SIZE (x16)  
REGISTER DESCRIPTION  
GPIO A Mux Control Register  
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
GPIO A Direction Control Register  
GPIO A Input Qualification Control Register  
GPIO B Mux Control Register  
GPIO B Direction Control Register  
GPIO B Input Qualification Control Register  
GPIO D Mux Control Register  
GPIO D Direction Control Register  
GPIO D Input Qualification Control Register  
GPIO E Mux Control Register  
GPIO E Direction Control Register  
GPIO E Input Qualification Control Register  
GPIO F Mux Control Register  
GPIO F Direction Control Register  
GPIO G Mux Control Register  
GPIO G Direction Control Register  
0x00 70DC  
0x00 70DF  
reserved  
4
§
Reserved locations will return undefined values and writes will be ignored.  
Not all inputs will support input signal qualification.  
These registers are EALLOW protected. This prevents spurious writes from overwriting the contents and corrupting the system.  
83  
April 2001 − Revised December 2004  
SPRS174L  
 复制成功!