Peripherals
The SPI port operation is configured and controlled by the registers listed in Table 4−10.
Table 4−10. SPI Registers
NAME
SPICCR
SPICTL
ADDRESS
0x00 7040
0x00 7041
0x00 7042
0x00 7044
0x00 7046
0x00 7047
0x00 7048
0x00 7049
0x00 704A
0x00 704B
0x00 704C
0x00 704F
SIZE (x16)
DESCRIPTION
SPI Configuration Control Register
1
1
1
1
1
1
1
1
1
1
1
1
SPI Operation Control Register
SPI Status Register
SPISTS
SPIBRR
SPIRXEMU
SPIRXBUF
SPITXBUF
SPIDAT
SPI Baud Rate Register
SPI Receive Emulation Buffer Register
SPI Serial Input Buffer Register
SPI Serial Output Buffer Register
SPI Serial Data Register
SPIFFTX
SPIFFRX
SPIFFCT
SPIPRI
SPI FIFO Transmit Register
SPI FIFO Receive Register
SPI FIFO Control Register
SPI Priority Control Register
NOTE: The above registers are mapped to Peripheral Frame 2. This space only allows 16-bit accesses. 32-bit accesses produce undefined
results.
81
April 2001 − Revised December 2004
SPRS174L
TI [ TEXAS INSTRUMENTS ]
