欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F2812ZHHAR 参数 Datasheet PDF下载

TMS320F2812ZHHAR图片预览
型号: TMS320F2812ZHHAR
PDF下载: 下载PDF文件 查看货源
内容描述: [C2000™ 32-bit MCU with 150 MHz, 256 KB Flash, EMIF 179-BGA MICROSTAR -40 to 85]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置可编程只读存储器时钟
文件页数/大小: 170 页 / 1662 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第121页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第122页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第123页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第124页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第126页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第127页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第128页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第129页  
www.ti.com
SPRS174S – APRIL 2001 – REVISED MARCH 2011
6.22 External Interface (XINTF) Timing
Each XINTF access consists of three parts: Lead, Active, and Trail. The user configures the
Lead/Active/Trail wait states in the XTIMING registers. There is one XTIMING register for each XINTF
zone.
shows the relationship between the parameters configured in the XTIMING register and
the duration of the pulse in terms of XTIMCLK cycles.
Table 6-30. Relationship Between Parameters Configured in XTIMING and Duration of Pulse
(1) (2)
DESCRIPTION
LR
AR
TR
LW
AW
TW
(1)
(2)
Lead period, read access
Active period, read access
Trail period, read access
Lead period, write access
Active period, write access
Trail period, write access
DURATION (ns)
X2TIMING = 0
XRDLEAD × t
c(XTIM)
(XRDACTIVE + WS + 1) × t
c(XTIM)
XRDTRAIL × t
c(XTIM)
XWRLEAD × t
c(XTIM)
(XWRACTIVE + WS + 1) × t
c(XTIM)
XWRTRAIL × t
c(XTIM)
X2TIMING = 1
(XRDLEAD × 2) × t
c(XTIM)
(XRDACTIVE × 2 + WS + 1) × t
c(XTIM)
(XRDTRAIL × 2) × t
c(XTIM)
(XWRLEAD × 2) × t
c(XTIM)
(XWRACTIVE × 2 + WS + 1) × t
c(XTIM)
(XWRTRAIL × 2) × t
c(XTIM)
t
c(XTIM)
– Cycle time, XTIMCLK
WS refers to the number of wait states inserted by hardware when using XREADY. If the zone is configured to ignore XREADY
(USEREADY = 0), then WS = 0.
Minimum wait state requirements must be met when configuring each zone’s XTIMING register. These
requirements are in addition to any timing requirements as specified by that device’s data sheet. No
internal device hardware is included to detect illegal settings.
If the XREADY signal is ignored (USEREADY = 0), then:
1.
Lead:
LR
t
c(XTIM)
LW
t
c(XTIM)
These requirements result in the following XTIMING register configuration restrictions (no hardware to
detect illegal XTIMING configurations):
XRDLEAD
1
XRDACTIVE
0
XRDTRAIL
0
XWRLEAD
1
XWRACTIVE
0
XWRTRAIL
0
X2TIMING
0, 1
Examples of valid and invalid timing when not sampling XREADY (no hardware to detect illegal XTIMING
configurations):
XRDLEAD
Invalid
Valid
0
1
XRDACTIVE
0
0
XRDTRAIL
0
0
XWRLEAD
0
1
XWRACTIVE
0
0
XWRTRAIL
0
0
X2TIMING
0, 1
0, 1
Copyright © 2001–2011, Texas Instruments Incorporated
Electrical Specifications
125
Product Folder Link(s):