欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320F2812ZHHAR 参数 Datasheet PDF下载

TMS320F2812ZHHAR图片预览
型号: TMS320F2812ZHHAR
PDF下载: 下载PDF文件 查看货源
内容描述: [C2000™ 32-bit MCU with 150 MHz, 256 KB Flash, EMIF 179-BGA MICROSTAR -40 to 85]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器装置可编程只读存储器时钟
文件页数/大小: 170 页 / 1662 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第96页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第97页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第98页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第99页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第101页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第102页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第103页浏览型号TMS320F2812ZHHAR的Datasheet PDF文件第104页  
TMS320F2810, TMS320F2811, TMS320F2812  
TMS320C2810, TMS320C2811, TMS320C2812  
SPRS174SAPRIL 2001REVISED MARCH 2011  
www.ti.com  
6.10 Timing Parameter Symbology  
Timing parameter symbols used are created in accordance with JEDEC Standard 100. To shorten the  
symbols, some of the pin names and other related terminology have been abbreviated as follows:  
Lowercase subscripts and their meanings:  
Letters and symbols and their meanings:  
a
c
d
f
access time  
cycle time (period)  
delay time  
H
L
High  
Low  
V
X
Z
Valid  
fall time  
Unknown, changing, or don't care level  
High impedance  
h
r
hold time  
rise time  
su  
t
setup time  
transition time  
valid time  
v
w
pulse duration (width)  
6.11 General Notes on Timing Parameters  
All output signals from the 28x devices (including XCLKOUT) are derived from an internal clock such that  
all output transitions for a given half-cycle occur with a minimum of skewing relative to each other.  
The signal combinations shown in the following timing diagrams may not necessarily represent actual  
cycles. For actual cycle examples, see the appropriate cycle description section of this document.  
6.12 Test Load Circuit  
This test load circuit is used to measure all switching characteristics provided in this document.  
Tester Pin Electronics  
Data Sheet Timing Reference Point  
W
3.5 nH  
Output  
Under  
Test  
42  
Transmission Line  
(A)  
Z0 = 50 W  
Device Pin(A)  
4.0 pF  
1.85 pF  
A. The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its  
transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to  
produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to  
add or subtract the transmission line delay (2 ns or longer) from the data sheet timing.  
Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the  
device pin.  
Figure 6-9. 3.3-V Test Load Circuit  
100  
Electrical Specifications  
Copyright © 2001–2011, Texas Instruments Incorporated  
Submit Documentation Feedback  
Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812  
 复制成功!