TMS320C6672
Multicore Fixed and Floating-Point Digital Signal Processor
SPRS708C—February 2012
www.ti.com
Figure 7-40
HyperLink Station Management Clock Timing
1
2
3
Figure 7-41
HyperLink Station Management Transmit Timing
4
5
4
5
MCMTX<xx>CLK
MCMTX<xx>DAT
<xx> represents the interface that is being used: PM or FL
Figure 7-42
HyperLink Station Management Receive Timing
6
7
6
7
MCMRX<xx>CLK
MCMRX<xx>DAT
<xx> represents the interface that is being used: PM or FL
Copyright 2012 Texas Instruments Incorporated
Peripheral Information and Electrical Specifications 203