欢迎访问ic37.com |
会员登录 免费注册
发布采购

TMS320C6416TZLZ7 参数 Datasheet PDF下载

TMS320C6416TZLZ7图片预览
型号: TMS320C6416TZLZ7
PDF下载: 下载PDF文件 查看货源
内容描述: 定点数字信号处理器 [FIXED-POINT DIGITAL SIGNAL PROCESSORS]
分类和应用: 微控制器和处理器外围集成电路数字信号处理器时钟
文件页数/大小: 140 页 / 2016 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第40页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第41页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第42页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第43页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第45页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第46页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第47页浏览型号TMS320C6416TZLZ7的Datasheet PDF文件第48页  
ꢀ ꢁ ꢂ ꢃ ꢄꢅ ꢆ ꢇ ꢈꢉ ꢈꢀꢊ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉ ꢋꢀꢊ ꢀꢁ ꢂꢃ ꢄ ꢅ ꢆꢇ ꢈ ꢉ ꢇ ꢀ  
ꢌ ꢍ ꢎꢏ ꢐꢑꢒ ꢓꢍ ꢔ ꢀ ꢐꢍ ꢕ ꢍ ꢀꢖꢗ ꢂ ꢍ ꢕꢔ ꢖꢗ ꢒ ꢘꢓ ꢆꢏ ꢂꢂꢓ ꢘꢂ  
SPRS226H − NOVEMBER 2003 − REVISED AUGUST 2005  
Terminal Functions (Continued)  
SIGNAL  
NAME  
IPD/  
IPU  
TYPE  
DESCRIPTION  
NO.  
HOST-PORT INTERFACE (HPI) [C64x] or PERIPHERAL COMPONENT INTERCONNECT (PCI) [C6415T or C6416T devices only]  
(CONTINUED)  
§
HAS/PPAR  
T3  
R2  
T1  
I/O/Z  
I/O/Z  
I/O/Z  
I/O/Z  
I/O/Z  
Host address strobe (I) [default] or PCI parity (I/O/Z)  
§
HCS/PPERR  
Host chip select (I) [default] or PCI parity error (I/O/Z)  
§
HDS1/PSERR  
Host data strobe 1 (I) [default] or PCI system error (I/O/Z)  
Host data strobe 2 (I) [default] or PCI command/byte enable 1 (I/O/Z)  
Host ready from DSP to host (O) [default] or PCI initiator ready (I/O/Z).  
§
HDS2/PCBE1  
T2  
§
HRDY/PIRDY  
P4  
J2  
§
§
§
§
§
§
§
§
§
§
§
§
§
§
§
§
§
§
§
§
HD31/AD31  
HD30/AD30  
HD29/AD29  
HD28/AD28  
HD27/AD27  
HD26/AD26  
HD25/AD25  
HD24/AD24  
HD23/AD23  
HD22/AD22  
HD21/AD21  
HD20/AD20  
HD19/AD19  
HD18/AD18  
HD17/AD17  
HD16/AD16  
HD15/AD15  
HD14/AD14  
HD13/AD13  
HD12/AD12  
K3  
J1  
K4  
K2  
L3  
K1  
L4  
L1  
Host-port data (I/O/Z) [default] (C64x) or PCI data-address bus (I/O/Z) [C6415T and C6416T]  
M4  
M2  
N4  
M1  
N5  
N1  
P5  
U4  
U1  
U3  
U2  
V4  
V1  
V3  
V2  
W2  
W4  
Y1  
Y3  
Y2  
Y4  
AA1  
AA3  
As HPI data bus (PCI_EN pin = 0)  
Used for transfer of data, address, and control  
Host-Port bus width user-configurable at device reset via a 10-kresistor pullup/pulldown  
resistor on the HD5 pin:  
HD5 pin = 0: HPI operates as an HPI16.  
(HPI bus is 16 bits wide. HD[15:0] pins are used and the remaining HD[31:16] pins are  
reserved pins in the high-impedance state.)  
I/O/Z  
HD5 pin = 1: HPI operates as an HPI32.  
(HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.)  
As PCI data-address bus (PCI_EN pin = 1) [C6415T and C6416T devices only]  
Used for transfer of data and address  
§
HD11/AD11  
HD10/AD10  
§
The C6414T device does not support the PCI peripheral; therefore, the HPI peripheral pins are  
standalone peripheral functions, not muxed.  
§
§
§
§
§
§
§
§
§
§
HD9/AD9  
HD8/AD8  
HD7/AD7  
HD6/AD6  
HD5/AD5  
HD4/AD4  
HD3/AD3  
HD2/AD2  
HD1/AD1  
HD0/AD0  
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground  
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kIPD or IPU resistor. To pull up a signal to the opposite  
supply rail, a 1-kresistor should be used.)  
For the C6415T and C6416T devices, these pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.  
The C6414T device does not support the PCI or UTOPIA peripherals; therefore, these muxed peripheral pins are standalone peripheral functions  
for this device.  
§
44  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  
 复制成功!