欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLVM13640 参数 Datasheet PDF下载

TLVM13640图片预览
型号: TLVM13640
PDF下载: 下载PDF文件 查看货源
内容描述: [采用 5mm x 5.5mm 增强型 HotRod™ QFN 封装的 36V 输入、1V 至 6V 输出、4A 降压电源模块]
分类和应用: 电源电路
文件页数/大小: 40 页 / 2536 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TLVM13640的Datasheet PDF文件第26页浏览型号TLVM13640的Datasheet PDF文件第27页浏览型号TLVM13640的Datasheet PDF文件第28页浏览型号TLVM13640的Datasheet PDF文件第29页浏览型号TLVM13640的Datasheet PDF文件第31页浏览型号TLVM13640的Datasheet PDF文件第32页浏览型号TLVM13640的Datasheet PDF文件第33页浏览型号TLVM13640的Datasheet PDF文件第34页  
TLVM13640  
SLVSGJ7 – APRIL 2022  
www.ti.com  
Preferably, use a four-layer board with 2-oz copper thickness for all layers to provide low impedance, proper  
shielding and lower thermal resistance. Numerous vias with a 0.3-mm diameter connected from the thermal  
lands to the internal and solder-side ground planes are vital to promote heat transfer. In a multi-layer PCB  
stack-up, a solid ground plane is typically placed on the PCB layer below the power-stage components. Not only  
does this provide a plane for the power-stage currents to flow, but it also represents a thermally conductive path  
away from the heat-generating device.  
11.2 Layout Example  
Figure 11-1. Typical Layout  
Place the feedback  
components close to the FB pin  
Legend  
Top layer copper  
EN  
Layer-2 GND plane  
RT  
VIN  
VIN  
VOUT  
Input  
capacitor  
Top solder  
Output  
capacitor  
FB  
Position the input  
capacitors very close  
to the VIN pins  
Place an array of  
PGND vias close to the  
IC for heat spreading  
PGND  
Input  
capacitor  
Output  
capacitor  
VOUT  
Place thermal vias at the  
VOUT pins for heat spreading  
Figure 11-2. Typical Top Layer Design  
Copyright © 2022 Texas Instruments Incorporated  
30  
Submit Document Feedback  
Product Folder Links: TLVM13640  
 
 
 
 复制成功!