欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLK10002 参数 Datasheet PDF下载

TLK10002图片预览
型号: TLK10002
PDF下载: 下载PDF文件 查看货源
内容描述: 10Gbps的双通道多速率收发器 [10Gbps Dual-Channel Multi-Rate Transceiver]
分类和应用:
文件页数/大小: 73 页 / 619 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TLK10002的Datasheet PDF文件第57页浏览型号TLK10002的Datasheet PDF文件第58页浏览型号TLK10002的Datasheet PDF文件第59页浏览型号TLK10002的Datasheet PDF文件第60页浏览型号TLK10002的Datasheet PDF文件第62页浏览型号TLK10002的Datasheet PDF文件第63页浏览型号TLK10002的Datasheet PDF文件第64页浏览型号TLK10002的Datasheet PDF文件第65页  
TLK10002  
www.ti.com  
SLLSE75 MAY 2011  
LOW SPEED SIDE SERIAL TRANSMITTER CHARACTERISTICS  
PARAMETER  
TEST CONDITIONS  
MIN  
110  
280  
420  
560  
690  
760  
800  
830  
TYP  
MAX UNIT  
280  
SWING (7:14:12) = 000  
190  
380  
SWING (7:14:12) = 001  
SWING (7:14:12) = 010  
SWING (7:14:12) = 011  
SWING (7:14:12) = 100  
SWING (7:14:12) = 101  
SWING (7:14:12) = 110  
SWING (7:14:12)= 111  
490  
560  
700  
710  
870  
mVpp  
1020  
Transmitter output differential  
peak-to-peak voltage swing  
VOD(pp)  
850  
950  
1150  
1230  
1270  
1010  
1050  
Transmitter output common mode  
voltage  
VDDT  
(0.5*VOD(pp)  
-
)
VCMT  
tskew  
100-Ω differential termination, DC-coupled  
mV  
Intra-pair output skew  
0.045  
-
UI  
ps  
Differential output signal rise, fall  
time (20% to 80%) Differential Load  
= 100Ω  
tR, tF  
30  
-
JT  
JD  
Serial output total jitter  
0.35  
0.17  
UI  
UI  
Serial output deterministic jitter  
LOW SPEED SIDE SERIAL RECEIVER CHARACTERISTICS  
PARAMETER  
TEST CONDITIONS  
MIN TYP MAX  
UNIT  
Full Rate AC Coupled  
50  
50  
600  
800  
VID  
Receiver input differential voltage| INP INN|  
mV  
Half/Quarter Rate AC Coupled  
Full Rate AC Coupled  
Receiver input differential peak-to-peak voltage  
100  
1200  
swing  
2 × |INP INN|  
VID(pp)  
mVdfpp  
Half/Quarter Rate AC Coupled  
100  
1600  
CI  
Receiver input capacitance  
2
0.66  
0.65  
0.50  
0.35  
8
pF  
Zero crossing Half/Quarter Rate  
Zero crossing Full Rate  
Jitter tolerance, total jitter at serial input  
JTOL  
UIpp  
(DJ + RJ)(BER 10-15  
)
Zero crossing Half/Quarter Rate  
Zero crossing Full Rate  
JDR  
Serial input deterministic jitter(BER 10-15  
)
UIpp  
Sdd11  
tskew  
Differential input return loss  
Intra-pair input skew  
625 MHz < f < 2.5 GHz  
dB  
UI  
UI  
0.23  
30  
tlane-skew Lane-to-lane input skew  
REFERENCE CLOCK CHARACTERISTICS (REFCLK0P/N, REFCLK1P/N)  
PARAMETER  
TEST CONDITIONS  
MIN TYP MAX  
UNIT  
F
Frequency  
122.88  
425  
100  
200  
0
MHz  
Relative to Nominal HS Serial Data Rate  
Relative to Incoming HS Serial Data Rate  
Synchronous (Multiple/Divide)  
High Time  
100  
200  
0
FHSoffset Accuracy  
ppm  
ppm  
FLSoffset Accuracy to LS serial data  
0
DC  
VID  
CIN  
RIN  
TRISE  
JR  
Duty cycle  
45% 50% 55%  
Differential input voltage  
Input capacitance  
Differential input impedance  
Rise/fall time  
250  
2000  
1
mVpp  
pF  
80  
50  
100  
120  
350  
4
Ω
10% to 90%  
ps  
Random jitter  
12 kHz to 20 MHz  
ps-RMS  
Copyright © 2011, Texas Instruments Incorporated  
61  
 复制成功!