欢迎访问ic37.com |
会员登录 免费注册
发布采购

TLC5945PWP 参数 Datasheet PDF下载

TLC5945PWP图片预览
型号: TLC5945PWP
PDF下载: 下载PDF文件 查看货源
内容描述: 16通道LED驱动器,具有点校正和灰度PWM控制 [16-CHANNEL LED DRIVER WITH DOT CORRECTION AND GRAYSCALE PWM CONTROL]
分类和应用: 显示驱动器驱动程序和接口接口集成电路光电二极管
文件页数/大小: 29 页 / 999 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TLC5945PWP的Datasheet PDF文件第11页浏览型号TLC5945PWP的Datasheet PDF文件第12页浏览型号TLC5945PWP的Datasheet PDF文件第13页浏览型号TLC5945PWP的Datasheet PDF文件第14页浏览型号TLC5945PWP的Datasheet PDF文件第16页浏览型号TLC5945PWP的Datasheet PDF文件第17页浏览型号TLC5945PWP的Datasheet PDF文件第18页浏览型号TLC5945PWP的Datasheet PDF文件第19页  
TLC5945  
www.ti.com  
SLVS755MARCH 2007  
Figure 9 shows the dot correction data packet format which consists of 6 bits x 16 channel, total 96 bits. The  
format is Big-Endian format. This means that the MSB is transmitted first, followed by the MSB-1, etc. The DC  
15.5 in Figure 9 stands for the 5th-most significant bit for output 15.  
MSB  
0
LSB  
95  
5
6
89  
90  
DC 15.5  
DC 15.0 DC 14.5  
DC 1.0  
DC 0.5  
DC 0.0  
DC OUT15  
DC OUT0  
DC OUT14 − DC OUT1  
Figure 9. Dot Correction Data Packet Format  
When MODE is set to VCC, the TLC5945 enters the dot correction data input mode. The length of input shift  
register becomes 96bits. After all serial data are shifted in, the TLC5945 writes the data in the input shift register  
to DC register when XLAT is high, and holds the data in the DC register when XLAT is low. The DC register is a  
level triggered latch of XLAT signal. Since XLAT is a level-triggered signal, SCLK and SIN must not be changed  
while XLAT is high. After XLAT goes low, data in the DC register is latched and does not change. BLANK signal  
does not need to be high to latch in new data. When XLAT goes high, the new dot-correction data immediately  
becomes valid and changes the output currents if BLANK is low. XLAT has setup time (tsu1) and hold time (th1)  
to SCLK as shown in Figure 6.  
To input data into the dot correction register, MODE must be set to VCC. The internal input shift register is then  
set to 96-bit width. After all serial data are clocked in, a rising edge of XLAT is used to latch the data into the dot  
correction register. Figure 10 shows the dc data input timing chart.  
DC Mode Data  
DC Mode Data  
Input Cycle n  
Input Cycle n+1  
V
CC  
MODE  
SIN  
DC n  
MSB  
DC n  
MSB−1  
DC n  
MSB−2  
DC n  
LSB+1  
DC n  
LSB  
DC n+1  
MSB  
DC n+1  
MSB−1  
DC n−1  
LSB  
t
wh0  
SCLK  
1
2
3
95  
96  
1
2
t
wl0  
DC n−1  
MSB  
DC n−1  
MSB−1  
DC n−1  
MSB−2  
DC n−1  
LSB+1  
DC n−1  
LSB  
DC n  
MSB  
DC n  
MSB−1  
DC n  
MSB−2  
SOUT  
XLAT  
t
wh2  
t
su1  
t
h1  
Figure 10. Dot Correction Data Input Timing Chart  
SETTING GRAYSCALE  
The TLC5945 can adjust the brightness of each channel OUTn using a PWM control scheme. The use of 12 bits  
per channel results in 4096 different brightness steps, from 0% to 100% brightness. Equation 9 determines the  
brightness level for each output n:  
GSn  
4095  
Brightness in % +  
  100  
(9)  
where:  
GSn = the programmed grayscale value for output n (GSn = 0 to 4095)  
15  
Submit Documentation Feedback  
 
 
 
 复制成功!