欢迎访问ic37.com |
会员登录 免费注册
发布采购

TCA6424A 参数 Datasheet PDF下载

TCA6424A图片预览
型号: TCA6424A
PDF下载: 下载PDF文件 查看货源
内容描述: 低压24位I2C和SMBus I / O扩展器,带有中断输出,复位和配置寄存器 [LOW-VOLTAGE 24-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT RESET AND CONFIGURATION REGISTERS]
分类和应用: 输出元件
文件页数/大小: 33 页 / 540 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号TCA6424A的Datasheet PDF文件第4页浏览型号TCA6424A的Datasheet PDF文件第5页浏览型号TCA6424A的Datasheet PDF文件第6页浏览型号TCA6424A的Datasheet PDF文件第7页浏览型号TCA6424A的Datasheet PDF文件第9页浏览型号TCA6424A的Datasheet PDF文件第10页浏览型号TCA6424A的Datasheet PDF文件第11页浏览型号TCA6424A的Datasheet PDF文件第12页  
TCA6424A  
SCPS193B JULY 2010REVISED SEPTEMBER 2010  
www.ti.com  
The control register includes an Auto-Increment (AI) bit which is the most significant bit (bit 7) of the command  
byte. At power-up, the control register defaults to 00 (hex), with the AI bit set to logic 1, and the lowest 7 bits set  
to logic 0.  
If AI is 1, the 2 least significant bits are automatically incremented after a read or write. This allows the user to  
program and/or read the 3 register banks sequentially. If more than 3 bytes of data are written when AI is 1,  
previous data in the selected registers will be overwritten. Reserved registers are skipped and not accessed  
(refer to Table 5).  
If AI is 0, the 2 least significant bits are not incremented after data is read or written. During a read operation, the  
same register bank is read each time. During a write operation, data is written to the same register bank each  
time.  
Reserved command codes and command byte outside the range stated in the Command Byte table must not be  
accessed for proper device functionality.  
AI  
B6  
B5 B4 B3 B2 B1 B0  
Figure 5. Control Register Bits  
8
Submit Documentation Feedback  
Copyright © 2010, Texas Instruments Incorporated  
Product Folder Link(s): TCA6424A  
 复制成功!