欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74LVC1G58DBVRE4 参数 Datasheet PDF下载

SN74LVC1G58DBVRE4图片预览
型号: SN74LVC1G58DBVRE4
PDF下载: 下载PDF文件 查看货源
内容描述: 可配置多函数栅 [Configurable Multiple-Function Gate]
分类和应用:
文件页数/大小: 24 页 / 1156 K
品牌: TI [ TEXAS INSTRUMENTS ]
  •  
  • SN74LVC1G58DBVRE4
  • 八零友创集团

       该会员已使用本站13年以上

  • 数量-
  • 厂家-
  • 封装-
  • 批号-
  • -
  • 和我即时交谈 和我即时交谈
  • 0755-88917717/88917797/88279729 和我即时交谈 和我即时交谈
更多
  •  
  • 供货商
  • 型号*
  • 数量*
  • 厂商
  • 封装
  • 批号
  • 交易说明
  • 询价
批量询价选中的记录已选中0条,每次最多15条。
 浏览型号SN74LVC1G58DBVRE4的Datasheet PDF文件第2页浏览型号SN74LVC1G58DBVRE4的Datasheet PDF文件第3页浏览型号SN74LVC1G58DBVRE4的Datasheet PDF文件第4页浏览型号SN74LVC1G58DBVRE4的Datasheet PDF文件第5页浏览型号SN74LVC1G58DBVRE4的Datasheet PDF文件第6页浏览型号SN74LVC1G58DBVRE4的Datasheet PDF文件第7页浏览型号SN74LVC1G58DBVRE4的Datasheet PDF文件第8页浏览型号SN74LVC1G58DBVRE4的Datasheet PDF文件第9页 
SCES415N – NOVEMBER 2002 – REVISED DECEMBER 2013
Configurable Multiple-Function Gate
Check for Samples:
1
FEATURES
Available in the Texas Instruments NanoFree™
Package
Supports 5-V V
CC
Operation
Inputs Accept Voltages to 5.5 V
Supports Down Translation to V
CC
Max t
pd
of 6.3 ns at 3.3 V
Low Power Consumption, 10-µA Max I
CC
±24-mA Output Drive at 3.3 V
I
off
Supports Live Insertion, Partial-Power-
Down Mode, and Back-Drive Protection
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
DBV PACKAGE
(TOP VIEW)
DCK PACKAGE
(TOP VIEW)
DESCRIPTION
This configurable multiple-function gate is designed
for 1.65-V to 5.5-V V
CC
operation.
The SN74LVC1G58 device features configurable
multiple functions. The output state is determined by
eight patterns of 3-bit input. The user can choose the
logic functions AND, OR, NAND, NOR, XOR, inverter,
and noninverter. All inputs can be connected to V
CC
or GND.
This device functions as an independent gate, but
because of Schmitt action, it may have different input
threshold levels for positive-going (V
T+
) and negative-
going (V
T–
) signals.
NanoFree™ package technology is a major
breakthrough in IC packaging concepts, using the die
as the package.
This device is fully specified for partial-power-down
applications using I
off
. The I
off
circuitry disables the
outputs, preventing damaging current backflow
through the device when it is powered down.
DRL PACKAGE
(TOP VIEW)
YZP PACKAGE
(BOTTOM VIEW)
2
In1
GND
In0
1
6
In2
V
CC
Y
In1
GND
1
2
3
6
5
4
In2
V
CC
Y
In1
GND
In0
1
2
3
6
5
4
In2
V
CC
Y
In0
GND
In1
3 4
2 5
1 6
Y
V
CC
In2
2
5
4
In0
3
DRY PACKAGE
(TOP VIEW)
DSF PACKAGE
(TOP VIEW)
ln1
See mechanical drawings for dimensions.
1
2
3
6
ln2
V
CC
Y
GND
5
4
ln1
GND
ln0
1
2
3
6
5
4
ln2
V
CC
Y
ln0
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
Copyright © 2002–2013, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.