SN65HVS883
ZHCSFI0 –SEPTEMBER 2016
www.ti.com.cn
6.6 Timing Requirements
over operating free-air temperature range (unless otherwise noted)
SYMBOL
tW1
PARAMETER
MIN
4
TYP
MAX UNIT
CLK pulse width
See Figure 9
See Figure 7
See Figure 10
See Figure 10
See Figure 11
See Figure 8
See Figure 9
ns
ns
ns
ns
ns
ns
tW2
LD pulse width
6
tSU1
tH1
SIP to CLK setup time
SIP to CLK hold time
4
2
tSU2
tREC
fCLK
Falling edge to rising edge (CE to CLK) setup time
LD to CLK recovery time
4
2
Clock pulse frequency (50% duty cycle)
DC
100
MHz
6.7 Switching Characteristics
over operating free-air temperature range (unless otherwise noted)
SYMBOL
tPLH1, tPHL1
tPLH2, tPHL2
tr, tf
PARAMETER
CLK to SOP
TEST CONDITIONS
CL = 15 pF, see Figure 9
CL = 15 pF, see Figure 7
CL = 15 pF, see Figure 9
MIN
TYP
MAX
UNIT
ns
10
14
5
LD to SOP
ns
Rise and fall times
ns
6
Copyright © 2016, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
