RM48L950
RM48L750
RM48L550
SPNS174–SEPTEMBER 2011
www.ti.com
Figure 1-2. Device ID Bit Allocation Register
31
CP-15
R-1
30
29
13
28
27
11
26
25
24
23
22
21
20
19
3
18
17
16
TECH
R-0
UNIQUE ID
R-00000000010101
15
14
12
10
9
8
7
6
5
4
2
1
1
0
0
1
TECH
I/O
PERIPH FLASH ECC
RAM
ECC
VERSION
VOLT PARITY
AGE
R-101
R-0
R-1
R-10
R-1
R-00000
R-1
R-0
R-1
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
8
Contents
Copyright © 2011, Texas Instruments Incorporated
Submit Documentation Feedback
focus.ti.com: RM48L950 RM48L750 RM48L550