RM48L950
RM48L750
RM48L550
SPNS174–SEPTEMBER 2011
www.ti.com
1
SPICLK
(clock polarity = 0)
2
3
SPICLK
(clock polarity = 1)
4
5
Master Out Data Is Valid
Data Valid
SPISIMO
SPISOMI
6
7
Master In Data
Must Be Valid
Figure 5-11. SPI Master Mode External Timing (CLOCK PHASE = 1)
Write to buffer
SPICLK
(clock polarity=0)
SPICLK
(clock polarity=1)
SPISIMO
SPICSn
Master Out Data Is Valid
8
9
10
11
SPIENAn
Figure 5-12. SPI Master Mode Chip Select Timing (CLOCK PHASE = 1)
144
Peripheral Information and Electrical Specifications
Submit Documentation Feedback
focus.ti.com: RM48L950 RM48L750 RM48L550
Copyright © 2011, Texas Instruments Incorporated