PCM9211
www.ti.com
SBAS495 –JUNE 2010
Register 60h, DIT Function Control 1/3
(Address: 60h, Write and Read)
DATA
Reg Name
Default Value
Memo
B7
RSV
0
B6
TXSSRC2
1
B5
TXSSRC1
0
B4
TXSSRC0
0
B3
RSV
0
B2
TXPSRC2
1
B1
B0
TXPSRC1
0
TXPSRC0
0
TXSSRC[2:0]: DIT System Clock Source Select
000: DIR/ADC Automatic (DIR lock = DIR, DIR unlock = ADC)
001: DIR
010: ADC
011: AUXIN0
100: AUXIN1 (default)
100: AUXIN2
110: Reserved
111: Reserved
TXPSRC[2:0]: DIT Bit Clock, LR Clock, Data Source Select
000: DIR/ADC Automatic (DIR lock = DIR, DIR unlock = ADC)
001: DIR
010: ADC
011: AUXIN0
100: AUXIN1 (default)
100: AUXIN2
110: Reserved
111: Reserved
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
93
Product Folder Link(s): PCM9211