PCM9211
www.ti.com
SBAS495 –JUNE 2010
Register 2Bh, INT1 Output Cause Mask Setting
(Address: 2Bh, Write and Read)
DATA
Reg Name
Default Value
Memo
B7
MERROR1
1
B6
MNPCM1
1
B5
MEMPHF1
1
B4
MDTSCD1
1
B3
MCSRNW1
1
B2
MPCRNW1
1
B1
B0
MFSCHG1
1
MADLVL1
1
MERROR1: ERROR Port Output Status
0: Not masked
1: Masked (default)
MNPCM1: NPCM Port Output Status
0: Not masked
1: Masked (default)
This register setting follows the register setting of non-PCM data identification.
MEMPHF1: Emphasis Flag in Channel Status
0: Not masked
1: Masked (default)
MDTSCD1: DTS-CD/LD Sync Detection
0: Not masked
1: Masked (default)
This detection condition depends on the register setting for DTS-CD/LD detection conditions.
MCSRNW1: Channel Status Data of Beginning 48-bit Renewal
0: Not masked
1: Masked (default)
MPCRNW1: Burst Preamble PC Renewal
0: Not masked
1: Masked (default)
MFSCHG1: Renewal Flag of fS Calculator Result
0: Not masked
1: Masked (default)
MADLVL1: ADC Input Level Detection Status
0: Not masked
1: Masked (default)
Copyright © 2010, Texas Instruments Incorporated
Submit Documentation Feedback
73
Product Folder Link(s): PCM9211
TI [ TEXAS INSTRUMENTS ]
