欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCI6421 参数 Datasheet PDF下载

PCI6421图片预览
型号: PCI6421
PDF下载: 下载PDF文件 查看货源
内容描述: 双/单插槽的CardBus和UltraMedia控制器 [DUAL/SINGLE SOCKET CARDBUS AND ULTRAMEDIA CONTROLLER]
分类和应用: 控制器
文件页数/大小: 204 页 / 849 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号PCI6421的Datasheet PDF文件第186页浏览型号PCI6421的Datasheet PDF文件第187页浏览型号PCI6421的Datasheet PDF文件第188页浏览型号PCI6421的Datasheet PDF文件第189页浏览型号PCI6421的Datasheet PDF文件第191页浏览型号PCI6421的Datasheet PDF文件第192页浏览型号PCI6421的Datasheet PDF文件第193页浏览型号PCI6421的Datasheet PDF文件第194页  
9.19 Power Management Control and Status Register  
The power management control and status register implements the control and status of the Smart Card controller.  
This register is not affected by the internally generated reset caused by the transition from the D3 to D0 state. See  
hot  
Table 9−12 for a complete description of the register contents.  
Bit  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
Name  
Type  
Default  
Power management control and status  
RCU  
0
R
0
R
0
R
0
R
0
R
0
R
0
RW  
0
R
0
R
0
R
0
R
0
R
0
R
0
RW  
0
RW  
0
Register:  
Offset:  
Type:  
Power management control and status  
48h  
Read/Clear/Update, Read/Write, Read-only  
0000h  
Default:  
Table 9−12. Power Management Control and Status Register Description  
BIT  
FIELD NAME  
TYPE  
DESCRIPTION  
15 ‡  
PME_STAT  
RCU  
PME status. This bit is set when the function would normally assert the PME signal independent of the  
state of PME_EN bit. Writing a 1 to this bit clears it and causes the function to stop asserting a PME  
(if enabled). Writing a 0 has no effect. This bit is initialized by GRST only when the PME_D3cold bit  
is 1.  
14−9  
8 ‡  
RSVD  
PME_EN  
RSVD  
R
RW  
R
Reserved. Bits 14−9 return 0s when read.  
PME enable. This bit is initialized by GRST only when PME_D3cold bit is 1.  
Reserved. Bits 7−2 return 0s when read.  
7−2  
1−0 ‡  
DSTATE  
RW  
Device State: This bit field controls device power management state. Invalid state assignments are  
ignored. (ex. Current state 10b writing 01b. This is rejected and stays 10b. See the latest PCI Local  
Bus Specification.) This bit field is initialized by GRST only when PME_D3cold bit is 1.  
One or more bits in this register are cleared only by the assertion of GRST.  
9.20 Power Management Bridge Support Extension Register  
The power management bridge support extension register provides extended power-management features not  
applicable to the Smart Card controller; thus, it is read-only and returns 0 when read.  
Bit  
7
6
5
4
3
2
1
0
Name  
Type  
Default  
Power management bridge support extension  
R
0
R
0
R
0
R
0
R
0
R
0
R
0
R
0
Register:  
Offset:  
Type:  
Power management bridge support extension  
4Ah  
Read-only  
00h  
Default:  
9−12  
 复制成功!