XIO3130
SLLS693F–MAY 2007–REVISED JANUARY 2010
www.ti.com
4.3.27 Interrupt Line Register
This read/write register, which the system programs, indicates to the software which interrupt line that the
XIO3130 downstream port has assigned to it. The default value of this register is FFh, which indicates that
an interrupt line has not yet been assigned to the function. This register is essentially a scratch-pad
register; it has no effect on the XIO3130 itself.
PCI register offset:
Register type:
3Ch
Read/Write
FFh
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
1
1
1
1
1
1
1
1
4.3.28 Interrupt Pin Register
The Interrupt Pin register is read-only, which indicates that the XIO3130 downstream ports generate INTx
interrupts as follows:
•
•
•
Downstream port 0 on PCI Interrupt pin INTA (register value of 01h)
Downstream port 1 on PCI Interrupt pin INTA (register value of 01h)
Downstream port 2 on PCI Interrupt pin INTA (register value of 01h)
Interrupts originated by XIO3130 downstream ports are associated with the primary side of the
downstream port PCI-to-PCI bridge, and as a result are only passed through the upstream port PCI-to-PCI
bridge as described in PCI Express Base Specification Revision 1.1, Page 69, Table 2-13.
PCI register offset:
Register type:
3Dh
Read only
01h
Default value:
BIT NUMBER
RESET STATE
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
1
4.3.29 Bridge Control Register
The Bridge Control register provides extensions to the Command register that are specific to a bridge.
PCI register offset:
Register type:
3Eh
Read/Write; Read Only
0000h
Default value:
BIT NUMBER
RESET STATE
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 4-66. Bit Descriptions – Bridge Control Register
BIT
FIELD NAME
RSVD
ACCESS
DESCRIPTION
15:12
11
10
9
r
r
r
r
r
r
Reserved. When read, these bits return zeros.
DTSERR
DTSTATUS
SEC_DT
Discard timer SERR enable. This bit is hardwired to zero. This bit does not apply to PCI Express.
Discard timer status. This bit is hardwired to zero. This bit does not apply to PCI Express.
Secondary discard timer. This bit is hardwired to zero. This bit does not apply to PCI Express.
Primary discard timer. This bit is hardwired to zero. This bit does not apply to PCI Express.
Fast back-to-back enable. This bit is hardwired to zero. This bit does not apply to PCI Express.
8
PRI_DEC
FBB_EN
7
98
XIO3130 Configuration Register Space
Copyright © 2007–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): XIO3130
TI [ TEXAS INSTRUMENTS ]
