XIO3130
SLLS693F–MAY 2007–REVISED JANUARY 2010
www.ti.com
5
PCI Hot Plug Implementation Overview
5.1 PCI Hot Plug Architecture Overview
The PCI Express architecture is designed to natively support both hot-add and hot-removal (collectively
Hot-Plug) of adapters. The architecture also provides a ‘toolbox’ of mechanisms that allow different
user/operator models to be supported using a self-consistent infrastructure. PCI Express defines the
registers necessary to support the integration of a PCI Hot Plug controller within individual root and switch
ports. Under PCI Hot-Plug software control, the PCI Hot-Plug controllers and the associated port interface
within the root or switch port must control the card interface signals to ensure orderly power-down and
power-up as cards are removed and replaced.
Table 5-1. GPIO Matrix
GPIO[#]
0
1
2
3
4
5
6
7
6
4
8
9
10
11
12
13
14
15
16
PRSNT1
S
PWRON1
PWRGD1
CLKREQ1
MRLSDET1
ACTLED1
PWRLED1
ATNLED1
ATNBTN1
PWRFLT1
EMILCTL1
EMILENG1
S
S
2
3
6
6
6
2
5
2
5
2
5
6
4
6
4
2
5
2
5
2
4
2
4
2
4
2
4
4
2
2
6
6
PRSNT2
S
PWRON2
PWRGD2
CLKREQ2
MRLSDET2
ACTLED2
PWRLED2
ATNLED2
ATNBTN2
PWRFLT2
EMILCTL2
EMILENG2
S
S
2
3
6
6
4
7
7
5
3
6
3
6
3
6
6
4
7
5
3
6
3
6
2
4
2
4
3
5
3
5
2
3
6
7
PRSNT3
S
PWRON3
PWRGD3
CLKREQ3
MRLSDET3
ACTLED3
PWRLED3
ATNLED3
ATNBTN3
PWRFLT3
EMILCTL3
S
S
2
3
7
7
5
7
7
5
4
7
4
7
4
7
7
5
7
5
4
7
4
7
3
5
3
5
3
5
3
5
3
3
128
PCI Hot Plug Implementation Overview
Copyright © 2007–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): XIO3130
TI [ TEXAS INSTRUMENTS ]
