欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP430F4152IRGZT 参数 Datasheet PDF下载

MSP430F4152IRGZT图片预览
型号: MSP430F4152IRGZT
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号微控制器 [MIXED SIGNAL MICROCONTROLLER]
分类和应用: 微控制器和处理器外围集成电路装置PC时钟
文件页数/大小: 82 页 / 1554 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号MSP430F4152IRGZT的Datasheet PDF文件第6页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第7页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第8页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第9页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第11页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第12页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第13页浏览型号MSP430F4152IRGZT的Datasheet PDF文件第14页  
MSP430F41x2  
MIXED SIGNAL MICROCONTROLLER  
SLAS648E -- APRIL 2009 -- REVISED MARCH 2011  
short-form description  
CPU  
Program Counter  
Stack Pointer  
PC/R0  
The MSP430 CPU has a 16-bit RISC architecture  
that is highly transparent to the application. All  
operations, other than program-flow instructions,  
are performed as register operations in  
conjunction with seven addressing modes for  
source operand and four addressing modes for  
destination operand.  
SP/R1  
Status Register  
SR/CG1/R2  
Constant Generator  
CG2/R3  
R4  
General-Purpose Register  
General-Purpose Register  
General-Purpose Register  
General-Purpose Register  
General-Purpose Register  
General-Purpose Register  
General-Purpose Register  
General-Purpose Register  
General-Purpose Register  
General-Purpose Register  
General-Purpose Register  
General-Purpose Register  
The CPU is integrated with 16 registers that  
provide reduced instruction execution time. The  
register-to-register operation execution time is  
one cycle of the CPU clock.  
R5  
R6  
R7  
Four of the registers, R0 to R3, are dedicated as  
program counter, stack pointer, status register,  
and constant generator, respectively. The  
remaining registers are general-purpose  
registers.  
R8  
R9  
Peripherals are connected to the CPU using data,  
address, and control buses and can be handled  
with all instructions.  
R10  
R11  
instruction set  
R12  
R13  
The instruction set consists of 51 instructions with  
three formats and seven address modes. Each  
instruction can operate on word and byte data.  
Table 1 shows examples of the three types of  
instruction formats; Table 2 shows the address  
modes.  
R14  
R15  
Table 1. Instruction Word Formats  
Dual operands, source-destination  
Single operands, destination only  
Relative jump, un/conditional  
e.g., ADD R4,R5  
R4 + R5 ------> R5  
e.g., CALL  
e.g., JNE  
R8  
PC ---->(TOS), R8----> PC  
Jump-on-equal bit = 0  
Table 2. Address Mode Descriptions  
ADDRESS MODE  
Register  
S
D
SYNTAX  
MOV Rs,Rd  
EXAMPLE  
MOV R10,R11  
MOV 2(R5),6(R6)  
OPERATION  
F
F
F
F
F
F
F
F
F
R10 —> R11  
Indexed  
MOV X(Rn),Y(Rm)  
MOV EDE,TONI  
MOV & MEM, & TCDAT  
MOV @Rn,Y(Rm)  
M(2+R5) —> M(6+R6)  
M(EDE) —> M(TONI)  
M(MEM) —> M(TCDAT)  
M(R10) —> M(Tab+R6)  
Symbolic (PC relative)  
Absolute  
Indirect  
MOV @R10,Tab(R6)  
MOV @R10+,R11  
MOV #45,TONI  
Indirect  
autoincrement  
M(R10) —> R11  
R10 + 2 —> R10  
F
MOV @Rn+,Rm  
MOV #X,TONI  
Immediate  
F
#45 —> M(TONI)  
NOTE: S = source, D = destination  
10  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
 复制成功!