MSP430FR573x
MSP430FR572x
SLAS639D –JULY 2011–REVISED AUGUST 2012
www.ti.com
Table 13. TA1 Signal Connections
INPUT PIN NUMBER
DEVICE
INPUT
SIGNAL
MODULE
INPUT
SIGNAL
MODULE
OUTPUT
SIGNAL
DEVICE
OUTPUT
SIGNAL
OUTPUT PIN NUMBER
MODULE
BLOCK
RHA
RGE, YFF
DA
PW
RHA
RGE, YFF
DA
PW
2-P1.1,
A2‑P1.1
2-P1.1
6-P1.1
6-P1.1
TA1CLK
TACLK
ACLK
ACLK
(internal)
Timer
N/A
N/A
SMCLK
(internal)
SMCLK
TACLK
CCI0A
2-P1.1,
A2‑P1.1
2-P1.1
6-P1.1
6-P1.1
TA1CLK
TA1.0
17-P1.7,
E3‑P1.7
17-P1.7,
E3‑P1.7
29-P1.7
35-P2.4
31-P1.7
37-P2.4
23-P1.7
28-P2.4
29-P1.7
35-P2.4
31-P1.7
37-P2.4
23-P1.7
28-P2.4
N/A
TA1.0
DVSS
DVCC
TA1.1
CCI0B
GND
VCC
N/A
CCR0
CCR1
TA0
TA1
TA1.0
TA1.1
3-P1.2
8-P1.3
3-P1.2, N/A
7-P1.2
7-P1.2
8-P1.3
CCI1A
3-P1.2
8-P1.3
3-P1.2, N/A
7-P1.2
7-P1.2
8-P1.3
CDOUT
(internal)
CCI1B
DVSS
DVCC
GND
VCC
4-P1.3,
A4‑P1.3
4-P1.3,
A4‑P1.3
12-P1.3
TA1.2
CCI2A
CCI2B
12-P1.3
ACLK
(internal)
CCR2
TA2
TA1.2
DVSS
DVCC
GND
VCC
30
Submit Documentation Feedback
Copyright © 2011–2012, Texas Instruments Incorporated
TI [ TEXAS INSTRUMENTS ]
